- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1974 > XE8805AMI028LF (Semtech)IC DAS 16BIT FLASH 8K MTP 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XE8805AMI028LF |
| 廠商： | Semtech |
| 文件頁(yè)數(shù)： | 91/156頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS 16BIT FLASH 8K MTP 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 系列： | XE880x |
| 應(yīng)用： | 感測(cè)機(jī) |
| 核心處理器： | Coolrisc816? |
| 程序存儲(chǔ)器類型： | 閃存（22 kB） |
| 控制器系列： | XE8000 |
| RAM 容量： | 512 x 8 |
| 接口： | UART，USRT |
| 輸入/輸出數(shù)： | 24 |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 包裝： | 托盤 |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 產(chǎn)品目錄頁(yè)面： | 585 (CN2011-ZH PDF) |
| 配用： | XE8000MP-ND - PROG BOARD AND PROSTART2 CARD |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
Semtech 2006
www.semtech.com
1-2
XE8805/05A
1.1 Top schematic
1.1.1 General description
The top level block schematic of the circuit is shown in Figure 1-1. The heart of the circuit consists of the
Coolrisc816 CPU core. This core includes an 8x8 multiplier and 16 internal registers.
The bus controller generates all control signals for access to all data registers other than the CPU internal
registers.
The reset block generates the adequate reset signals for the rest of the circuit as a function of the set-up contained
in its control registers. Possible reset sources are the power-on-reset (POR), the external pin RESET, the
watchdog (WD), a bus error detected by the bus controller or a programmable pattern on Port A. Different low
power modes are implemented.
The clock generation and power management block sets up the clock signals and generates internal supplies for
different blocks. The clock can be generated from the RC oscillator (this is the start-up condition), the crystal
oscillator (XTAL) or an external clock source (given on the OSCIN pin).
The test controller generates all set-up signals for different test modes. In normal operation, it is used as a set of 8
low power data registers. If power consumption is important for the application, the variables that need to be
accessed very often should be stored in these registers rather than in the RAM.
The IRQ handler routes the interrupt signals of the different peripherals to the IRQ inputs of the CPU core. It allows
masking of the interrupt sources and it flags which interrupt source is active.
Events are generally used to restart the processor after a HALT period without jumping to a specified address, i.e.
the program execution resumes with the instruction following the HALT instruction. The EVN handler routes the
event signals of the different peripherals to the EVN inputs of the CPU core. It allows masking of the interrupt
sources and it flags which interrupt source is active.
The Port B is an 8 bit parallel IO port with analog capabilities. The URST, UART, and PWM block also make use of
this port.
The instruction memory is a 22-bit wide flash or ROM memory depending on the circuit version. Flash and ROM
versions have both 8k instruction memory. The data memory of this product is 512 byte SRAM.
The Acquisition Chain is a high resolution acquisition path with the 16+10 bit fully differential ZoomingADC
. The
VMULT (voltage multiplier) powers a part of the Acquisition Chain.
The signal D/A (DAS) is a 16 bit D/A based on sigma-delta modulation. It includes a stand-alone amplifier that can
be used for analog output filtering.
The bias D/A (DAB) is an 8 bit low frequency D/A. It includes a stand-alone amplifier that is used to drive large
currents. It can be used to bias a sensor.
The Port A is an 8 bit parallel input port. It can also generate interrupts, events or a reset. It can be used to input
external clocks for the timer/counter/PWM block.
The Port C is a general purpose 8 bit parallel I/O port.
The USRT (universal synchronous receiver/transmitter) contains some simple hardware functions in order to
simplify the software implementation of a synchronous serial link.
Not
Recommended
for
New
Designs
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XE8807AMI026TLF | IC MCU LOW PWR MTP FLASH 32-TQFP |
| XIO2200AGGW | IC PCI-EXPRESS/BUS BRIDGE 176BGA |
| XIO2200AZGW | IC PCI-EXPRESS/BUS BRIDGE 176BGA |
| XPC823ZT81B2T | IC MPU POWERQUICC 81MHZ 256-PBGA |
| XPC8240RZU250E | MCU HOST PROCESSOR 352-TBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XE8805AMI028TLF | 制造商:Semtech Corporation 功能描述: |
| XE8805MI028 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU |
| XE8806A | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806AMI000 | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
| XE8806AMI026LF | 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。