Dec reg C, V, Z, a a :=
參數(shù)資料
型號： XE8805AMI028LF
廠商： Semtech
文件頁數(shù)： 72/156頁
文件大小： 0K
描述： IC DAS 16BIT FLASH 8K MTP 64LQFP
標準包裝： 160
系列： XE880x
應用： 感測機
核心處理器： Coolrisc816?
程序存儲器類型： 閃存（22 kB）
控制器系列： XE8000
RAM 容量： 512 x 8
接口： UART，USRT
輸入/輸出數(shù)： 24
電源電壓： 2.4 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
包裝： 托盤
供應商設備封裝： 64-LQFP（10x10）
產(chǎn)品目錄頁面： 585 (CN2011-ZH PDF)
配用： XE8000MP-ND - PROG BOARD AND PROSTART2 CARD
Semtech 2006
www.semtech.com
3-5
XE8805/05A
Dec reg
C, V, Z, a
a := reg-1; if a=hFF then C := 0 else C := 1; reg := a
Dec reg, eaddr
C, V, Z, a
a := DM(eaddr)-1; if a=hFF then C := 0 else C := 1; reg := a
Decc reg1, reg2
C, V, Z, a
a := reg2-(1-C); if a=hFF and C=0 then C := 0 else C := 1; reg1 := a
Decc reg
C, V, Z, a
a := reg-(1-C); if a=hFF and C=0 then C := 0 else C := 1; reg := a
Decc reg, eaddr
C, V, Z, a
a := DM(eaddr)-(1-C); if a=hFF and C=0 then C := 0 else C := 1; reg := a
And reg,#data[7:0]
-,-, Z, a
a := reg and data[7:0]; reg := a
And reg1, reg2, reg3
-,-, Z, a
a := reg2 and reg3; reg1 := a
And reg1, reg2
-,-, Z, a
a := reg1 and reg2; reg1 := a
And reg, eaddr
-,-, Z, a
a := reg and DM(eaddr); reg := a
Or reg,#data[7:0]
-,-, Z, a
a := reg or data[7:0]; reg := a
Or reg1, reg2, reg3
-,-, Z, a
a := reg2 or reg3; reg1 := a
Or reg1, reg2
-,-, Z, a
a := reg1 or reg2; reg1 := a
Or reg, eaddr
-,-, Z, a
a := reg or DM(eaddr); reg := a
Xor reg,#data[7:0]
-,-, Z, a
a := reg xor data[7:0]; reg := a
Xor reg1, reg2, reg3
-,-, Z, a
a := reg2 xor reg3; reg1 := a
Xor reg1, reg2
-,-, Z, a
a := reg1 xor reg2; reg1 := a
Xor reg, eaddr
-,-, Z, a
a := reg or DM(eaddr); reg := a
Add reg,#data[7:0]
C, V, Z, a
a := reg+data[7:0]; if overflow then C:=1 else C := 0; reg := a
Add reg1, reg2, reg3
C, V, Z, a
a := reg2+reg3; if overflow then C:=1 else C := 0; reg1 := a
Add reg1, reg2
C, V, Z, a
a := reg1+reg2; if overflow then C:=1 else C := 0; reg1 := a
Add reg, eaddr
C, V, Z, a
a := reg+DM(eaddr); if overflow then C:=1 else C := 0; reg := a
Addc reg,#data[7:0]
C, V, Z, a
a := reg+data[7:0]+C; if overflow then C:=1 else C := 0; reg := a
Addc reg1, reg2, reg3
C, V, Z, a
a := reg2+reg3+C; if overflow then C:=1 else C := 0; reg1 := a
Addc reg1, reg2
C, V, Z, a
a := reg1+reg2+C; if overflow then C:=1 else C := 0; reg1 := a
Addc reg, eaddr
C, V, Z, a
a := reg+DM(eaddr)+C; if overflow then C:=1 else C := 0; reg := a
Subd reg,#data[7:0]
C, V, Z, a
a := data[7:0]-reg; if underflow then C := 0 else C := 1; reg := a
Subd reg1, reg2, reg3
C, V, Z, a
a := reg2-reg3; if underflow then C := 0 else C := 1; reg1 := a
Subd reg1, reg2
C, V, Z, a
a := reg2-reg1; if underflow then C := 0 else C := 1; reg1 := a
Subd reg, eaddr
C, V, Z, a
a := DM(eaddr)-reg; if underflow then C := 0 else C := 1; reg := a
Subdc reg,#data[7:0]
C, V, Z, a
a := data[7:0]-reg-(1-C); if underflow then C := 0 else C := 1; reg := a
Subdc reg1, reg2, reg3
C, V, Z, a
a := reg2-reg3-(1-C); if underflow then C := 0 else C := 1; reg1 := a
Subdc reg1, reg2
C, V, Z, a
a := reg2-reg1-(1-C); if underflow then C := 0 else C := 1; reg1 := a
Subdc reg, eaddr
C, V, Z, a
a := DM(eaddr)-reg-(1-C); if underflow then C := 0 else C := 1; reg := a
Subs reg,#data[7:0]
C, V, Z, a
a := reg-data[7:0]; if underflow then C := 0 else C := 1; reg := a
Subs reg1, reg2, reg3
C, V, Z, a
a := reg3-reg2; if underflow then C := 0 else C := 1; reg1 := a
Subs reg1, reg2
C, V, Z, a
a := reg1-reg2; if underflow then C := 0 else C := 1; reg1 := a
Subs reg, eaddr
C, V, Z, a
a := reg-DM(eaddr); if underflow then C := 0 else C := 1; reg := a
Subsc reg,#data[7:0]
C, V, Z, a
a := reg-data[7:0]-(1-C); if underflow then C := 0 else C := 1; reg := a
Subsc reg1, reg2, reg3
C, V, Z, a
a := reg3-reg2-(1-C); if underflow then C := 0 else C := 1; reg1 := a
Subsc reg1, reg2
C, V, Z, a
a := reg1-reg2-(1-C); if underflow then C := 0 else C := 1; reg1 := a
Subsc reg, eaddr
C, V, Z, a
a := reg-DM(eaddr)-(1-C); if underflow then C := 0 else C := 1; reg := a
Mul reg,#data[7:0]
u, u, u, a
a := (data[7:0]*reg)[7:0]; reg := (data[7:0]*reg)[15:8]
Mul reg1, reg2, reg3
u, u, u, a
a := (reg2*reg3)[7:0]; reg1 := (reg2*reg3)[15:8]
Mul reg1, reg2
u, u, u, a
a := (reg2*reg1)[7:0]; reg1 := (reg2*reg1)[15:8]
Mul reg, eaddr
u, u, u, a
a := (DM(eaddr)*reg)[7:0]; reg := (DM(eaddr)*reg)[15:8]
Mula reg,#data[7:0]
u, u, u, a
a := (data[7:0]*reg)[7:0]; reg := (data[7:0]*reg)[15:8]
Mula reg1, reg2, reg3
u, u, u, a
a := (reg2*reg3)[7:0]; reg1 := (reg2*reg3)[15:8]
Mula reg1, reg2
u, u, u, a
a := (reg2*reg1)[7:0]; reg1 := (reg2*reg1)[15:8]
Mula reg, eaddr
u, u, u, a
a := (DM(eaddr)*reg)[7:0]; reg := (DM(eaddr)*reg)[15:8]
Mshl reg,#shift[2:0]
u, u, u, a
a := (reg*2
shift)[7:0]; reg := (reg*2shift)[15:8]
Mshr reg,#shift[2:0]
u, u, u, a
a := (reg*2
(8-shift)[7:0]; reg := (reg*2(8-shift)[15:8]
Mshra reg,#shift[2:0]
u, u, u, a*
a := (reg*2
(8-shift)[7:0]; reg := (reg*2(8-shift)[15:8]
Cmp reg,#data[7:0]
C, V, Z, a
a := data[7:0]-reg; if underflow then C :=0 else C:=1; V := C and (not Z)
Cmp reg1, reg2
C, V, Z, a
a := reg2-reg1; if underflow then C :=0 else C:=1; V := C and (not Z)
Cmp reg, eaddr
C, V, Z, a
a := DM(eaddr)-reg; if underflow then C :=0 else C:=1; V := C and (not Z)
Cmpa reg,#data[7:0]
C, V, Z, a
a := data[7:0]-reg; if underflow then C :=0 else C:=1; V := C and (not Z)
Cmpa reg1, reg2
C, V, Z, a
a := reg2-reg1; if underflow then C :=0 else C:=1; V := C and (not Z)
Cmpa reg, eaddr
C, V, Z, a
a := DM(eaddr)-reg; if underflow then C :=0 else C:=1; V := C and (not Z)
Tstb reg,#bit[2:0]
-, -, Z, a
a[bit] := reg[bit]; other bits in a are 0
Setb reg,#bit[2:0]
-, -, Z, a
reg[bit] := 1; other bits unchanged; a := reg
Clrb reg,#bit[2:0]
-, -, Z, a
reg[bit] := 0; other bits unchanged; a := reg
Invb reg,#bit[2:0]
-, -, Z, a
reg[bit] := not reg[bit]; other bits unchanged; a := reg
Not
Recommended
for
New
Designs
相關(guān)PDF資料
PDF描述
XE8807AMI026TLF IC MCU LOW PWR MTP FLASH 32-TQFP
XIO2200AGGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XIO2200AZGW IC PCI-EXPRESS/BUS BRIDGE 176BGA
XPC823ZT81B2T IC MPU POWERQUICC 81MHZ 256-PBGA
XPC8240RZU250E MCU HOST PROCESSOR 352-TBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XE8805AMI028TLF 制造商:Semtech Corporation 功能描述:
XE8805MI028 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Data Acquisition MCU
XE8806A 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage
XE8806AMI000 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage
XE8806AMI026LF 制造商:SEMTECH 制造商全稱:Semtech Corporation 功能描述:Ultra Low-Power Low-Voltage
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*