參數(shù)資料
型號(hào)： XC2S30-6VQ100C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 22/99頁(yè)
文件大?。?/td> 0K
描述： IC FPGA 2.5V C-TEMP 100-PQFP
標(biāo)準(zhǔn)包裝： 90
系列： Spartan®-II
LAB/CLB數(shù)： 216
邏輯元件/單元數(shù)： 972
RAM 位總計(jì)： 24576
輸入/輸出數(shù)： 60
門(mén)數(shù)： 30000
電源電壓： 2.375 V ~ 2.625 V
安裝類(lèi)型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 100-TQFP
供應(yīng)商設(shè)備封裝： 100-VQFP（14x14）
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
29
R
division factor N except for non-integer division in High
Frequency (HF) mode. For division factor 1.5 the duty cycle
in the HF mode is 33.3% High and 66.7% Low. For division
factor 2.5, the duty cycle in the HF mode is 40.0% High and
60.0% Low.
1x Clock Outputs — CLK[0|90|180|270]
The 1x clock output pin CLK0 represents a
delay-compensated version of the source clock (CLKIN)
signal. The CLKDLL primitive provides three phase-shifted
versions of the CLK0 signal while CLKDLLHF provides only
the 180 degree phase-shifted version. The relationship
between phase shift and the corresponding period shift
appears in Table 10.
The timing diagrams in Figure 26 illustrate the DLL clock
output characteristics.
The DLL provides duty cycle correction on all 1x clock
outputs such that all 1x clock outputs by default have a
50/50 duty cycle. The DUTY_CYCLE_CORRECTION
property (TRUE by default), controls this feature. In order to
deactivate the DLL duty cycle correction, attach the
DUTY_CYCLE_CORRECTION=FALSE property to the
DLL primitive. When duty cycle correction deactivates, the
output clock has the same duty cycle as the source clock.
The DLL clock outputs can drive an OBUF, a BUFG, or they
can route directly to destination clock pins. The DLL clock
outputs can only drive the BUFGs that reside on the same
edge (top or bottom).
Locked Output — LOCKED
In order to achieve lock, the DLL may need to sample
several thousand clock cycles. After the DLL achieves lock
the LOCKED signal activates. The "DLL Timing
Parameters" section of Module 3 provides estimates for
locking times.
In order to guarantee that the system clock is established
prior to the device "waking up," the DLL can delay the
completion of the device configuration process until after
the DLL locks. The STARTUP_WAIT property activates this
feature.
Until the LOCKED signal activates, the DLL output clocks
are not valid and can exhibit glitches, spikes, or other
spurious movement. In particular the CLK2X output will
appear as a 1x clock with a 25/75 duty cycle.
DLL Properties
Properties provide access to some of the Spartan-II family
DLL features, (for example, clock division and duty cycle
correction).
Duty Cycle Correction Property
The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270,
use the duty-cycle corrected default, such that they exhibit a
50/50 duty cycle. The DUTY_CYCLE_CORRECTION
property (by default TRUE) controls this feature. To
deactivate the DLL duty-cycle correction for the 1x clock
outputs, attach the DUTY_CYCLE_CORRECTION=FALSE
property to the DLL primitive.
Clock Divide Property
The CLKDV_DIVIDE property specifies how the signal on
the CLKDV pin is frequency divided with respect to the
CLK0 pin. The values allowed for this property are 1.5, 2,
2.5, 3, 4, 5, 8, or 16; the default value is 2.
Table 10: Relationship of Phase-Shifted Output Clock
to Period Shift
Phase (degrees)
Period Shift (percent)
00%
90
25%
180
50%
270
75%
Figure 26: DLL Output Characteristics
DS001_26_032300
CLKIN
CLK2X
CLK0
CLK90
CLK180
CLK270
CLKDV
CLKDV_DIVIDE = 2
DUTY_CYCLE_CORRECTION = FALSE
CLK0
CLK90
CLK180
CLK270
DUTY_CYCLE_CORRECTION = TRUE
T
0
90 180 270
0
90 180 270
相關(guān)PDF資料
PDF描述
EP4S100G5F45I3N IC STRATIX IV FPGA 530K 1932FBGA
24LCS52-I/MS IC EEPROM 2KBIT 400KHZ 8MSOP
ABC60DREH-S13 CONN EDGECARD 120PS .100 EYELET
ACC60DREH-S13 CONN EDGECARD 120POS .100 EYELET
XC2S30-5VQ100I IC FPGA 2.5V I-TEMP 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S30-6VQ100I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S30-6VQG100C 制造商:Xilinx 功能描述:FPGA SPARTAN-II 30K GATES 972 CELLS 263MHZ 2.5V 100VTQFP - Trays
XC2S30-6VQG100I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Spartan-II FPGA Family
XC2S400E 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS
XC2S400E-6FG456C 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 456FBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*