- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245657 > WED3DL3216V10BI (MICROSEMI CORP-PMG MICROELECTRONICS) 16M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | WED3DL3216V10BI |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 16M X 32 SYNCHRONOUS DRAM, 7 ns, PBGA119 |
| 封裝： | 17 X 23 MM, MO-163, BGA-119 |
| 文件頁數(shù)： | 25/27頁 |
| 文件大小： | 989K |
| 代理商： | WED3DL3216V10BI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁
7
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WED3DL3216V
November, 2005
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
Current State
CKE
Command
Action
Notes
Previous
Cycle
Current
Cycle
CE#
RAS#
CAS#
WE#
BA0-1 A10-11
Self Refresh
H
X
INVALID
1
L
H
X
Exit Self Refresh with Device Deselect
2
L
H
L
H
X
Exit Self Refresh with No Operation
L
H
L
H
L
X
ILLEGAL
L
H
L
H
L
X
ILLEGAL
L
H
L
X
ILLEGAL
L
X
Maintain Self Refresh
Power Down
H
X
INVALID
1
L
H
X
Power Down Mode exit, all banks idle
2
L
H
L
X
ILLEGAL
2
H
X
L
H
L
X
Maintain Power Down Mode
2
All Banks Idle
HH
H
X
Refer to the Idle State section of the
Current State Truth Table
3
HH
L
H
X
HH
L
H
X
H
L
H
X
CBR Refresh
H
L
OP Code
Mode Register Set
4
HL
H
X
Refer to the Idle State section of the
Current State Truth Table
3
HL
L
H
X
HL
L
H
X
H
L
H
X
Entry Self Refresh
4
H
L
OP Code
Mode Register Set
L
X
Power Down
4
Any State
other than
listed above
H
X
Refer to the Operations in the Current
State Truth Table
H
L
X
Begin Clock Suspend next cycle
5
L
H
X
Exit Clock Suspend next cycle
L
X
Maintain Clock Suspend
NOTES:
1.
For the given Current State CKE must be low in the previous cycle.
2.
When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tCKS)
must be satised before any command other than Exit is issued.
3.
The address inputs (A12-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more
information.
4.
The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
5.
Must be a legal command as dened in the Current State Truth Table.
CLOCK ENABLE (CKE0) TRUTH TABLE
相關PDF資料 |
PDF描述 |
|---|---|
| WS1M8-17CCA | 1M X 8 STANDARD SRAM, 17 ns, CDIP32 |
| W39F010Q-70 | 128K X 8 FLASH 5V PROM, 70 ns, PDSO32 |
| WED3DG6464V75D2 | 64M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| W3E16M64S-250BC | 16M X 64 DDR DRAM, 0.8 ns, PBGA219 |
| WE128K8-250CM | EEPROM 5V MODULE, CDIP32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| WED3DL3216V10ES | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V7BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V7BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V7ES | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V8BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。