參數(shù)資料
型號: W25Q16DWSFIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 16M X 1 SPI BUS SERIAL EEPROM, PDSO16
封裝: 0.300 INCH, GREEN, PLASTIC, SOIC-16
文件頁數(shù): 6/83頁
文件大?。?/td> 1268K
代理商: W25Q16DWSFIG
W25Q16DW
- 14 -
10.1.6 Complement Protect (CMP)
The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in
conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once
CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For
instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1,
the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to
the Status Register Memory Protection table for details. The default setting is CMP=0.
10.1.7 Status Register Protect (SRP1, SRP0)
The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register
(S8 and S7). The SRP bits control the method of write protection: software protection, hardware
protection, power supply lock-down or one time programmable (OTP) protection.
SRP1 SRP0
/WP
Status
Register
Description
0
X
Software
Protection
/WP pin has no control. The Status register can be written to
after a Write Enable instruction, WEL=1. [Factory Default]
0
1
0
Hardware
Protected
When /WP pin is low the Status Register locked and can not
be written to.
0
1
Hardware
Unprotected
When /WP pin is high the Status register is unlocked and can
be written to after a Write Enable instruction, WEL=1.
1
0
X
Power Supply
Lock-Down
Status Register is protected and can not be written to again
until the next power-down, power-up cycle.
(1)
1
X
One Time
Program
(2)
Status Register is permanently protected and can not be
written to.
Note:
1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state. 2.
This feature is available upon special order. Please contact Winbond for details.
10.1.8 Erase/Program Suspend Status (SUS)
The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a
Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume
(7Ah) instruction as well as a power-down, power-up cycle.
10.1.9 Security Register Lock Bits (LB3, LB2, LB1, LB0)
The Security Register Lock Bits (LB3, LB2, LB1, LB0) are non-volatile One Time Program (OTP) bits in
Status Register (S13, S12, S11, S10) that provide the write protect control and status to the Security
Registers. The default state of LB3-0 is 0, Security Registers are unlocked. LB3-0 can be set to 1
individually using the Write Status Register instruction. LB3-0 are One Time Programmable (OTP), once
it’s set to 1, the corresponding 256-Byte Security Register will become read-only permanently.
相關(guān)PDF資料
PDF描述
WMF128K8-90FFC5 128K X 8 FLASH 5V PROM, 90 ns, CDSO32
WMF128K8-70CLC5 128K X 8 FLASH 5V PROM, 70 ns, CQCC32
WS128K64V-20G4WM 1M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CQMA116
WS512K32-20G2M 2M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68
WS512K32F-25G4TM 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, QMA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q16DWSFIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSNIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSNIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSSIG 功能描述:IC FLASH SPI 16MBIT 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
W25Q16DWSSIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI