- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄200649 > UT1553 (Electronic Theatre Controls, Inc.) BCRTM PDF資料下載
參數(shù)資料
| 型號： | UT1553 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | BCRTM |
| 中文描述： | BCRTM |
| 文件頁數(shù)： | 61/61頁 |
| 文件大?。?/td> | 2024K |
| 代理商： | UT1553 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁
BCRTM-9
68
69
70
A6
A4
B4
TTO
TO
TTO
ZL
AL
ZL
NAME
TYPE
ACTIVE
DESCRIPTION
25
26
27
K7
J7
L8
TO
AL
SSYSF
BCRTF
TEST
72
75
73
A2
B2
B3
TI
TO
AH
AL
STATUS SIGNALS
(RT)Timer On. This is a 760-microsecond fail-safe trans-
mitter enable timer. Started at the beginning of a transmis-
sion. TIMERON goes inactive 760 microseconds later or
is reset automatically with the receipt of a new command.
Use it in conjunction with CHA/B output to provide a fail
safe timer for channel A and B transmitters.
--
Standard Interrupt Level. This is a level interrupt. It is
asserted when one or more events enabled in either the
Standard Interrupt Enable Register, RT Descriptor, or BC
Command Block occur. Resetting the Standard Interrupt
bit in the High-Priority Interrupt Status/Reset Register
clears the interrupt.
STDINTL
STDINTP
Standard Interrupt Pulse. STDINTP pulses when an inter-
rupt is logged.
HPINT
High Priority Interrupt. The High-Priority Interrupt level
is asserted upon occurrence of events enabled in the High
Priority Interrupt Enable Register. The corresponding
bit(s) in the High-Priority Interrupt Status/Reset Register
reset HPINT.
TIMERON
COMSTR
CHA/B
Channel A/B. This indicates the active or last active
channel.
TEST. This pin is used as a factory test pin. (Formerly
MEMWIN.)
PIN NUMBER
LCC
PGA
(RT) Command Strobe. The BCRTM asserts this
signal after receiving a valid command. The BCRTM deac-
tivates it after servicing the command.
Subsystem Fail. Upon receipt, this signal propagates
directly to the RT 1553 status word and the BCRTM
Status Register.
BCRT Fail. this indicates a Built-In-Test (BIT) failure.
In the RT mode, the Terminal Flag bit in 1553 status word
is also set.
NAME
TYPE
ACTIVE
DESCRIPTION
BIPHASE INPUTS
RAO
16
K4
TI
RBO
20
L5
TI
RAZ
RBZ
15
19
L3
K5
TI
--
PIN NUMBER
LCC
PGA
Receive Channel A One. This is the Manchester-en-coded
true signal input from Channel A of the bus receiver
Receive Channel A Zero. This is Manchester-encoded
complementary signal input from Channel A of the bus
receiver
Receive Channel B One. This is the Manchester-en-coded
true signal input from Channel B of the bus receiver.
Receive Channel B Zero. This is the Manchester-en-coded
complementary signal input from Channel B of the bus
receiver
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UT23014 | DUAL T1/E1 TRANSFORMERS FOR INFINEON FALC IC APPLICATIONS |
| UT2309L-AE3-R | 3.7 A, 30 V, 0.085 ohm, P-CHANNEL, Si, POWER, MOSFET |
| UT5003G-S08-R | 30 V, 0.0275 ohm, 2 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| UT54ACS04UQAH | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| UT54ACS08UQCR | AC SERIES, QUAD 2-INPUT AND GATE, CDFP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UT1553B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B/BCRTM-ACA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。