- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄200649 > UT1553 (Electronic Theatre Controls, Inc.) BCRTM PDF資料下載
參數(shù)資料
| 型號： | UT1553 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | BCRTM |
| 中文描述： | BCRTM |
| 文件頁數(shù)： | 38/61頁 |
| 文件大小： | 2024K |
| 代理商： | UT1553 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
BCRTM-43
MCLKD2
ADDRESS
DATA
AEN
BURST
DMA GRANT RECOGNIZED ON THIS EDGE
THMC1+10
40
SYMBOL
PARAMETER
MIN
MAX
UNITS
-2
THMC1-10
MCLK-20
ns
0
2x-2MCLK
MCLK
45
4xMCLK
6xMCLK
MCLK+20
3.5 (1.9)
MCLK = period of the memory clock cycle.
BURST signal is for multiple-word DMA accesses.
THMC1 is equivalent to the positive phase of MCLK (see figure 27).
-10
ns
10
s
0
1.9 (0.8)
s
ns
-5
+5
DMAR
DMAG
DMACK
TSCTL
MEMCSO
tSHL1
tPW2
tOOZL1
tPHL4
tPHL1
tPHL2
tPZL1
tPHL3
RWR/RRD
2
tSHL1
6
DMACK
↓ to DMAR High Impedance RAD
NON-RAD
DMAG
↓ to DMACK↓ 3
DMAG
↓ to TSCTL↓
TSCTL
↓ to ADDRESS valid RAD
NON-RAD
RWR/RRD
↑ to DMACK↑
TSCTL
↓ to RWR/RRD↓
DMAG
↓ to DMAG↑
DMAR
↓ to BURST↑
DMAR
↓ to DMAG↓ 5
DMAR
↓ to DMAG↓ 4
Notes:
1. Guaranteed by test.
2. See figures 27 & 28 for detailed DMA read and write timing.
3. DMAG must be asserted at least 45ns prior to the rising edge of MCLKD2 in order to be recognized for the next MCLKD2 cycle.
If DMAG is not asserted at least 45ns prior to the rising edge of MCLKD2, DMAG is not recognized until the following MCL
KD2 cycle.
4. Provided MCLK = 12MHz. Number in parentheses indicates the longestDMAR
↓ toDMAG↓allowed during worst-case bus switching conditions
in order to meet MIL-STD-1553B RT Response Time. The number not in parentheses applies to all other circumstances.
5. Provided MCLK = 6MHz. Number in parentheses indicates the longest DMAR
↓ DMAG↓ allowed during worst-case bus switching conditions
in order to meet MIL-STD-1553B RT Response Time. The number not in parentheses applies to all other circumstances.
6. Tested only at initial qualification, and after any design or process changes which may affect this characteristic.
tPHL1
tPHL2
1
tPZL1
6
tHLH2
tPHL3
tPW2
1
tOOZL1
tPHL4
tHLH2
Figure 26. BURST DMA Timing
10
0
40
ns
相關PDF資料 |
PDF描述 |
|---|---|
| UT23014 | DUAL T1/E1 TRANSFORMERS FOR INFINEON FALC IC APPLICATIONS |
| UT2309L-AE3-R | 3.7 A, 30 V, 0.085 ohm, P-CHANNEL, Si, POWER, MOSFET |
| UT5003G-S08-R | 30 V, 0.0275 ohm, 2 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET |
| UT54ACS04UQAH | AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| UT54ACS08UQCR | AC SERIES, QUAD 2-INPUT AND GATE, CDFP14 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UT1553B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface |
| UT1553B/BCRTM-ACA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
| UT1553B/BCRTM-ACXA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM |
發(fā)布緊急采購，3分鐘左右您將得到回復。