參數(shù)資料
型號(hào): UT1553
廠商: Electronic Theatre Controls, Inc.
英文描述: BCRTM
中文描述: BCRTM
文件頁(yè)數(shù): 16/61頁(yè)
文件大小: 2024K
代理商: UT1553
BCRTM-23
5.4 RAM Interface
The BCRTM’s RRD, RWR, and MEMCSO signals serve as
read and write controls during BCRTM memory accesses.
The host subsystem signals RD, WR, and MEMCSI
propagate through the BCRTM to become RRD, RWR, and
MEMCSO outputs to support a pseudo-dual-port. During
BCRTM-RAM data transfers, the host subsystem’s memory
signals are ignored until the BCRTM access is complete.
5.5 Legalization Bus
The BCRTM’s Manchester II encoder/decoder interfaces
directly with the1553 bus transceiver, using the TAO-TAZ
and RAZ-RAO signals for Channel A, and TBO-TBZ and
RBZ-RBO signals for Channel B.
The BCRTM also provides a TIMERON signal output and
an active channel output indicator (CHA/B) to assist in
meeting the MIL-STD-1553B fail-safe timer requirements..
6.0
REMOTE TERMINAL ARCHITECTURE
The Remote Terminal architecture is a descriptor-
based configuration of relevant parameters. It is composed
of an RT Descriptor Space (see figure 5) and internal, host-
programmable registers. The Descriptor Space contains
only descriptors. Descriptors contain programmable
subaddress parameters relating to handling message
transfers. Each descriptor consists of four words: (1) a
Control Word, (2) a Message Status List Pointer, (3) a Data
List Pointer, and (4) an unused fourth word (see figure 6.)
These words indicate how to perform the data transfers
associated with the designated subaddress.
BCRTM
CHANNEL A
CHANNEL B
DUAL
TXINHA
TXINHB
CHANNEL A
CHANNEL B
TRANSCEIVER
TIMRONB
CHA/B
Figure 4. Dual-Channel Transceiver
#’S 15 & 31
#’S 1 & 17
#’S 0 & 16
- STARTING ADDRESS
INITIALIZED BY CPU
IN THE RT DESCRIPTOR
TRANSMIT
SUBADDRESS
#1
#2
#31
#1
#2
#31
SUBADDRESS
MODE CODE
RECEIVE
UNUSED
TRANSMIT
UNUSED
SPACE REGISTER
Figure 5. Descriptor Space
FOR FUTURE EXPANSION
DATA LIST POINTER
MESSAGE STATUS LIST POINTER
INDEX
0
6
8
15
UNUSED
I
10
I
9
7
ILLEGAL BROADCAST
SUBADDRESS
ILLEGAL
INTERRUPT WHEN
ADDRESSED
INTERRUPT WHEN
INDEX = 0
SUBADDRESS
Figure 6. Remote Terminal Subaddress Descriptor
相關(guān)PDF資料
PDF描述
UT23014 DUAL T1/E1 TRANSFORMERS FOR INFINEON FALC IC APPLICATIONS
UT2309L-AE3-R 3.7 A, 30 V, 0.085 ohm, P-CHANNEL, Si, POWER, MOSFET
UT5003G-S08-R 30 V, 0.0275 ohm, 2 CHANNEL, N AND P-CHANNEL, Si, POWER, MOSFET
UT54ACS04UQAH AC SERIES, HEX 1-INPUT INVERT GATE, CDFP14
UT54ACS08UQCR AC SERIES, QUAD 2-INPUT AND GATE, CDFP14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UT1553B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RTI Remote Terminal Interface
UT1553B/BCRTM-ACA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM
UT1553B/BCRTM-ACC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM
UT1553B/BCRTM-ACX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM
UT1553B/BCRTM-ACXA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BCRTM