
CHAPTER 29 ELECTRICAL SPECIFICATIONS (STANDARD PRODUCTS (MASK ROM VERSION OF 128 KB OR LESS AND TWO-POWER FLASH MEMORY VERSION), (A) GRADE PRODUCTS)
User’s Manual U16890EJ1V0UD
747
Absolute Maximum Ratings (T
A
= 25
°
C) (1/2)
Parameter
Symbol
Conditions
Ratings
Unit
V
DD
V
DD
= EV
DD
= AV
REF0
0.3 to +6.5
V
V
PP
Flash memory version,
Note 1
0.3 to +10.5
V
BV
DD
BV
DD
≤
V
DD
0.3 to V
DD
+ 0.3
Note 2
V
EV
DD
V
DD
= EV
DD
= AV
REF0
0.3 to +6.5
V
AV
REF0
V
DD
= EV
DD
= AV
REF0
0.3 to +6.5
V
AV
REF1
AV
REF1
≤
V
DD
(D/A output mode)
AV
REF1
= AV
REF0
= V
DD
(port mode)
0.3 to V
DD
+ 0.3
Note 2
V
V
SS
V
SS
= EV
SS
= BV
SS
= AV
SS
0.3 to +0.3
V
AV
SS
V
SS
= EV
SS
= BV
SS
= AV
SS
0.3 to +0.3
V
BV
SS
V
SS
= EV
SS
= BV
SS
= AV
SS
0.3 to +0.3
V
Supply voltage
EV
SS
V
SS
= EV
SS
= BV
SS
= AV
SS
0.3 to +0.3
V
V
I1
P00 to P06, P30 to P35, P38, P39, P40 to P42,
P50 to P55, P90 to P915, RESET
0.3 to EV
DD
+ 0.3
Note 2
V
V
I2
PCM0 to PCM3, PCS0, PCS1, PCT0, PCT1,
PCT4, PCT6, PDL0 to PDL15, PDH0 to PDH5
0.3 to BV
DD
+ 0.3
Note 2
V
V
I3
P10, P11
0.3 to AV
REF1
+ 0.3
Note 2
V
V
I4
P36, P37
0.3 to +13
Note 3
V
Input voltage
V
I5
X1, X2, XT1, XT2
0.3 to V
DD
+ 0.3
Note 2
V
Analog input voltage
V
IAN
P70 to P77
0.3 to AV
REF0
+ 0.3
Note 2
V
Notes 1.
Make sure that the following conditions of the V
PP
voltage application timing are satisfied when the flash
memory is written.
When supply voltage rises
V
PP
must exceed V
DD
15
μ
s or more after V
DD
has reached the lower-limit value (2.7 V) of the operating
voltage range (see a in the figure below).
When supply voltage drops
V
DD
must be lowered 10
μ
s or more after V
PP
falls below the lower-limit value (2.7 V) of the operating
voltage range of V
DD
(see b in the figure below).
2.7 V
V
DD
0 V
0 V
V
PP
2.7 V
a
b
2.
Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
3.
When an on-chip pull-up resistor is not specified by a mask option. The same as V
I1
when a pull-up
resistor is specified.