
CHAPTER 19 I
2
C BUS
532
User’s Manual U16890EJ1V0UD
(1/4)
After reset: 00H
R/W
Address: FFFFFD82H
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
IICC0
IICE0
LREL0
WREL0
SPIE0
WTIM0
ACKE0
STT0
SPT0
IICE0
I
2
C0 operation enable/disable specification
0
Stop operation. Reset the IICS0 register
Note 1
. Stop internal operation.
1
Enable operation.
Condition for clearing (IICE0 bit = 0)
Condition for setting (IICE0 bit = 1)
Cleared by instruction
Reset
Set by instruction
LREL0
Exit from communications
0
Normal operation
1
This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after
being executed.
Its uses include cases in which a locally irrelevant extension code has been received.
The SCL0 and SDA0 lines are set to high impedance.
The STT0, SPT0, IICS0.MSTS0, IICS0.EXC0, IICS0.COI0, IICS0.TRC0, IICS0.ACKD0, and IICS0.STD0 bits are
cleared to 0.
The standby mode following exit from communications remains in effect until the following communications entry conditions
are met.
After a stop condition is detected, restart is in master mode.
An address match or extension code reception occurs after the start condition.
Condition for clearing (LREL0 bit = 0)
Note 2
Condition for setting (LREL0 bit = 1)
Automatically cleared after execution
Reset
Set by instruction
WREL0
Wait cancellation control
0
Do not cancel wait
1
Cancel wait. This setting is automatically cleared to 0 after wait is canceled.
Condition for clearing (WREL0 bit = 0)
Note 2
Condition for setting (WREL0 bit = 1)
Automatically cleared after execution
Reset
Set by instruction
Notes 1.
The IICS0 register, and the IICF0.STCF0, IICF0.IICBSY0, IICCL0.CLD0, and IICCL0.DAD0 bits are
reset.
2.
This flag’s signal is invalid when the IICE0 bit = 0.