
APPENDIX B REGISTER INDEX
798
User’s Manual U14492EJ5V0UD
(7/11)
Symbol
Register Name
Unit
Page
M_DATAn0 to
M_DATAn7
CAN message data registers n0 to n7 (n = 00 to 31)
FCAN
551
M_DLC00 to
M_DLC31
CAN message data length registers 00 to 31
FCAN
545
M_IDH00 to
M_IDH31
CAN message ID registers H00 to H31
FCAN
553
M_IDL00 to
M_IDL31
CAN message ID registers L00 to L31
FCAN
553
M_STAT00 to
M_STAT31
CAN message status registers 00 to 31
FCAN
557
M_TIME00 to
M_TIME31
CAN message time stamp registers 00 to 31
FCAN
550
NBDH
RAM access data buffer register H
NBD
634
NBDHL
RAM access data buffer register HL
NBD
634
NBDHU
RAM access data buffer register HU
NBD
634
NBDL
RAM access data buffer register L
NBD
634
NBDLL
RAM access data buffer register LL
NBD
634
NBDLU
RAM access data buffer register LU
NBD
634
NBDMDH
DMA destination address setting register DH
NBD
636
NBDMDL
DMA destination address setting register DL
NBD
636
NBDMSH
DMA source address setting register SH
NBD
635
NBDMSL
DMA source address setting register SL
NBD
635
NRC10
Timer 10 noise elimination time selection register
TM10
714
NRC11
Timer 11 noise elimination time selection register
TM11
714
NRC3
Timer 3 noise elimination time selection register
TM3
715
OCTLE0
Timer 2 output control register 0
TM2
341
OCTLE0H
Timer 2 output control register 0H
TM2
341
OCTLE0L
Timer 2 output control register 0L
TM2
341
ODELE0
Timer 2 output delay register 0
TM2
350
ODELE0H
Timer 2 output delay register 0H
TM2
350
ODELE0L
Timer 2 output delay register 0L
TM2
350
P0
Port 0
Port
689
P0IC0
Interrupt control register
INTC
172
P0IC1
Interrupt control register
INTC
172
P0IC2
Interrupt control register
INTC
172
P0IC3
Interrupt control register
INTC
172
P0IC4
Interrupt control register
INTC
172
P0IC5
Interrupt control register
INTC
172
P0IC6
Interrupt control register
INTC
172
P1
Port 1
Port
690
P2
Port 2
Port
693
P3
Port 3
Port
696