參數(shù)資料
型號: TMX320F2812ZHHS
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812數(shù)字信號處理器
文件頁數(shù): 117/147頁
文件大?。?/td> 2021K
代理商: TMX320F2812ZHHS
Electrical Specifications
117
June 2004
SPRS257
6.24
External Interface Write Timing
Table 6
28. External Memory Interface Write Switching Characteristics
PARAMETER
MIN
MAX
UNIT
t
d(XCOH-XZCSL)
t
d(XCOHL-XZCSH)
t
d(XCOH-XA)
t
d(XCOHL-XWEL)
t
d(XCOHL-XWEH)
t
d(XCOH-XRNWL)
t
d(XCOHL-XRNWH)
t
en(XD)XWEL
t
d(XWEL-XD)
t
h(XA)XZCSH
t
h(XD)XWE
t
dis(XD)XRNW
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes alignment cycles.
TW = Trail period, write access. See Table 6
24.
Delay time, XCLKOUT high to zone chip-select active low
Delay time, XCLKOUT high or low to zone chip-select inactive high
Delay time, XCLKOUT high to address valid
Delay time, XCLKOUT high/low to XWE low
Delay time, XCLKOUT high/low to XWE high
Delay time, XCLKOUT high to XR/W low
1
3
2
2
2
1
ns
ns
ns
ns
ns
ns
2
Delay time, XCLKOUT high/low to XR/W high
Enable time, data bus driven from XWE low
2
0
1
ns
ns
Delay time, data valid after XWE active low
4
ns
Hold time, address valid after zone chip-select inactive high
Hold time, write data valid after XWE inactive high
Data bus disabled after XR/W inactive high
ns
ns
ns
TW
2
4
Lead
Active
Trail
t
d(XCOH-XZCSL)
t
d(XCOH-XA)
t
d(XCOHL-XWEL)
t
d(XCOHL-XWEH)
t
d(XCOHL-XZCSH)
t
en(XD)XWEL
t
h(XD)XWEH
t
dis(XD)XRNW
XCLKOUT=XTIMCLK
XCLKOUT=1/2 XTIMCLK
XZCS0AND1, XZCS2,
XZCS6AND7
XA[0:18]
XRD
XWE
XR/W
XD[0:15]
NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an alignment
cycle before an access to meet this requirement.
B. During alignment cycles, all signals will transition to their inactive state.
C. For USEREADY = 0, the external XREADY input signal is ignored.
D. XA[0:18] will hold the last address put on the bus during inactive cycles, including alignment cycles.
t
d(XCOH-XRNWL)
t
d(XCOHL-XRNWH)
DOUT
XREADY
t
d(XWEL-XD)
Figure 6
27. Example Write Access
XTIMING register parameters used for this example:
XRDLEAD
N/A
N/A = “Don’t care” for this example
XRDACTIVE
N/A
XRDTRAIL
N/A
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
N/A
0
0
1
0
0
A
相關(guān)PDF資料
PDF描述
TMX320R2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320F28232ZHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28232ZJZA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28234ZHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28234ZJZA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28235PGFA 功能描述:IC FLOATING POINT DSP 176-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:TMS320F28x3x Delfino™, C2000™ 產(chǎn)品培訓(xùn)模塊:Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio 標(biāo)準(zhǔn)包裝:42 系列:PIC® 16C 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:- 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):13 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 4x8b 振蕩器型:外部 工作溫度:-40°C ~ 85°C 封裝/外殼:18-SOIC(0.295",7.50mm 寬) 包裝:管件 配用:XLT18SO-1-ND - SOCKET TRANSITION 18SOIC 300MILISPICR1-ND - ADAPTER IN-CIRCUIT PROGRAMMING309-1011-ND - ADAPTER 18-SOIC TO 18-DIP309-1010-ND - ADAPTER 18-SOIC TO 18-DIPAC164010-ND - MODULE SKT PROMATEII DIP/SOIC