參數(shù)資料
型號: TMX320F2812ZHHS
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812數(shù)字信號處理器
文件頁數(shù): 111/147頁
文件大?。?/td> 2021K
代理商: TMX320F2812ZHHS
Electrical Specifications
111
June 2004
SPRS257
Table 6
23. SPI Slave Mode External Timing (Clock Phase = 1)
NO.
12
MIN
MAX
UNIT
ns
t
c(SPC)S
t
w(SPCH)S
t
w(SPCL)S
t
w(SPCL)S
t
w(SPCH)S
t
su(SOMI-SPCH)S
t
su(SOMI-SPCL)S
Cycle time, SPICLK
Pulse duration, SPICLK high (clock polarity = 0)
Pulse duration, SPICLK low (clock polarity = 1)
Pulse duration, SPICLK low (clock polarity = 0)
Pulse duration, SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK high (clock polarity = 0)
Setup time, SPISOMI before SPICLK low (clock polarity = 1)
Valid time, SPISOMI data valid after SPICLK high
(clock polarity =0)
8t
c(LCO)
0.5t
c(SPC)S
10
0.5t
c(SPC)S
10
0.5t
c(SPC)S
10
0.5t
c(SPC)S
10
0.125t
c(SPC)S
0.125t
c(SPC)S
13
§
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
0.5t
c(SPC)S
ns
14
§
ns
17
§
ns
18
§
t
v(SPCH-SOMI)S
0.75t
c(SPC)S
ns
t
v(SPCL-SOMI)S
Valid time, SPISOMI data valid after SPICLK low
(clock polarity =1)
0.75t
c(SPC)S
21
§
t
su(SIMO-SPCH)S
t
su(SIMO-SPCL)S
Setup time, SPISIMO before SPICLK high (clock polarity = 0)
Setup time, SPISIMO before SPICLK low (clock polarity = 1)
Valid time, SPISIMO data valid after SPICLK high
(clock polarity = 0)
0
0
ns
22
§
t
v(SPCH-SIMO)S
0.5t
c(SPC)S
ns
t
v(SPCL-SIMO)S
Valid time, SPISIMO data valid after SPICLK low
(clock polarity = 1)
0.5t
c(SPC)S
The MASTER/SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is set.
t
c(SPC)
= SPI clock cycle time = LS4
(SPIBRR
t
c(LCO)
= LSPCLK cycle time
§
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
or
LSPCLK
1)
Data Valid
22
SPISIMO
SPISOMI
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
21
12
18
17
14
13
SPISTE
In the slave mode, the SPISTE signal should be asserted low at least 0.5t
c(SPC)
before the valid SPI clock edge and
remain low for at least 0.5t
c(SPC)
after the receiving edge (SPICLK) of the last data bit.
Figure 6
24. SPI Slave Mode External Timing (Clock Phase = 1)
A
相關(guān)PDF資料
PDF描述
TMX320R2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811PBKA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811PGFA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320F2811ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320F28232ZHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28232ZJZA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28234ZHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28234ZJZA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Controllers (DSCs)
TMX320F28235PGFA 功能描述:IC FLOATING POINT DSP 176-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:TMS320F28x3x Delfino™, C2000™ 產(chǎn)品培訓(xùn)模塊:Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio 標準包裝:42 系列:PIC® 16C 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:- 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):13 程序存儲器容量:3.5KB(2K x 14) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):4 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 4x8b 振蕩器型:外部 工作溫度:-40°C ~ 85°C 封裝/外殼:18-SOIC(0.295",7.50mm 寬) 包裝:管件 配用:XLT18SO-1-ND - SOCKET TRANSITION 18SOIC 300MILISPICR1-ND - ADAPTER IN-CIRCUIT PROGRAMMING309-1011-ND - ADAPTER 18-SOIC TO 18-DIP309-1010-ND - ADAPTER 18-SOIC TO 18-DIPAC164010-ND - MODULE SKT PROMATEII DIP/SOIC