參數(shù)資料
型號(hào): TMX320C6413GTS500
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: Fixed-Point Digital Signal Processors
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁數(shù): 11/140頁
文件大?。?/td> 1958K
代理商: TMX320C6413GTS500
Features
11
April 2004
Revised May 2005
SPRS247E
1
Features
High-Performance Fixed-Point Digital
Signal Processor (TMS320C6413/C6410)
TMS320C6413
2-ns Instruction Cycle Time
500-MHz Clock Rate
4000 MIPS
TMS320C6410
2.5-ns Instruction Cycle Time
400-MHz Clock Rate
3200 MIPS
Eight 32-Bit Instructions/Cycle
Fully Software-Compatible With C64x
Extended Temperature Devices Available
VelociTI.2
Extensions to VelociTI
Advanced Very-Long-Instruction-Word
(VLIW) TMS320C64x
DSP Core
Eight Highly Independent Functional
Units With VelociTI.2
Extensions:
Six ALUs (32-/40-Bit), Each Supports
Single 32-Bit, Dual 16-Bit, or Quad
8-Bit Arithmetic per Clock Cycle
Two Multipliers Support
Four 16 x 16-Bit Multiplies
(32-Bit Results) per Clock Cycle or
Eight 8 x 8-Bit Multiplies
(16-Bit Results) per Clock Cycle
Load-Store Architecture With
Non-Aligned Support
64 32-Bit General-Purpose Registers
Instruction Packing Reduces Code Size
All Instructions Conditional
Instruction Set Features
Byte-Addressable (8-/16-/32-/64-Bit Data)
8-Bit Overflow Protection
Bit-Field Extract, Set, Clear
Normalization, Saturation, Bit-Counting
VelociTI.2
Increased Orthogonality
VelociTI.2
Extensions to VelociTI
Advanced Very-Long-Instruction-Word
(VLIW) TMS320C64x
DSP Core
L1/L2 Memory Architecture
128K-Bit (16K-Byte) L1P Program Cache
(Direct Mapped)
128K-Bit (16K-Byte) L1D Data Cache
(2-Way Set-Associative)
2M-Bit (256K-Byte) L2 Unified Mapped
RAM/Cache [C6413]
(Flexible RAM/Cache Allocation)
1M-Bit (128K-Byte) L2 Unified Mapped
RAM/Cache [C6410]
(Flexible RAM/Cache Allocation)
Endianess: Little Endian, Big Endian
32-Bit External Memory Interface (EMIF)
Glueless Interface to Asynchronous
Memories (SRAM and EPROM) and
Synchronous Memories (SDRAM,
SBSRAM, ZBT SRAM, and FIFO)
1024M-Byte Total Addressable External
Memory Space
Enhanced Direct-Memory-Access (EDMA)
Controller (64 Independent Channels)
Host-Port Interface (HPI) [32-/16-Bit]
Two Multichannel Audio Serial Ports
(McASPs) - with Six Serial Data Pins each
Two Inter-Integrated Circuit (I
2
C) Buses
Additional GPIO Capability
Two Multichannel Buffered Serial Ports
Three 32-Bit General-Purpose Timers
Sixteen General-Purpose I/O (GPIO) Pins
Flexible PLL Clock Generator
On-Chip Fundamental Oscillator
IEEE-1149.1 (JTAG
)
Boundary-Scan-Compatible
288-Pin Ball Grid Array (BGA) Packages
(GTS and ZTS Suffixes), 1.0-mm Ball Pitch
0.13-
μ
m/6-Level Cu Metal Process (CMOS)
3.3-V I/Os, 1.2-V Internal
VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
相關(guān)PDF資料
PDF描述
TMX320C6413GTSA400 Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 100uF; Voltage: 50V; Case Size: 8x11.5 mm; Packaging: Bulk
TMP320C6413GTSA400 Fixed-Point Digital Signal Processors
TMX320C6413GTSA500 Fixed-Point Digital Signal Processors
TMP320C6413GTSA500 Fixed-Point Digital Signal Processors
TMX320C6413GTS Fixed-Point Digital Signal Processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6413GTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413GTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTS400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTS500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors