參數(shù)資料
型號: TMS320DM355_07
廠商: Texas Instruments, Inc.
英文描述: Digital Media System-on-Chip (DMSoC)
中文描述: 數(shù)字媒體系統(tǒng)芯片(DMSoC)
文件頁數(shù): 87/158頁
文件大小: 1319K
代理商: TMS320DM355_07
www.ti.com
P
3.14 64-Bit Crossbar Architecture
3.14.1 Crossbar Connections
3.14.2 EDMA Controller
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463B–SEPTEMBER 2007–REVISED OCTOBER 2007
The DM355 uses a 64-bit crossbar architecture to control access between device processors, subsystems
and peripherals. It includes an EDMA Controller consisting of a DMA Transfer Controller (TC) and a DMA
Channel Controller (CC). The TC provides two DMA channels for transfer between slave peripherals. The
CC provides a user and event interface to the EDMA system. It includes up to 64 event channels to which
all system synchronization events can be mapped and 8 auto submit “quick” channels (QDMA). In most
ways, these channels are identical. A channel refers to a specific ‘event’ that can cause a transfer to be
submitted to the TC as a Transfer Request.
There are five transfer masters (TCs have separate read and write connections) connected to the
crossbar; ARM, the Video Processing Sub-system (VPSS), the master peripherals (USB), and two EDMA
transfer controllers. These can be connected to four separate slave ports; ARM, the DDR EMIF, and CFG
bus peripherals. Not all masters may connect to all slaves. Connection paths are indicated by
at
intersection points shown in
Table 3-18
Table 3-18. Crossbar Connection Matrix
Slave Module
Config Bus Registers and
Memory
DMA Master
ARM Internal
Memory
MPEG/JPEG
Co-processor
Memory
DDR EMIF Memory
ARM
VPSS
DMA Master Peripherals (USB)
EDMA3TC0
EDMA3TC1
The EDMA controller handles all data transfers between memories and the device slave peripherals on
the DM355 device. These are summarized as follows:
Transfer to/from on-chip memories
ARM program/data RAM
MPEG/JPEG Co-processor memory
Transfer to/from external storage
DDR2 / mDDR SDRAM
Asynchronous EMIF
OneNAND flash
NAND flash
Smart Media, SD, MMC, xD media storage
Transfer to/from peripherals
ASP
SPI
I2C
PWM
RTO
GPIO
Timer/WDT
UART
MMC/SD
Submit Documentation Feedback
Detailed Device Description
87
相關(guān)PDF資料
PDF描述
TMS320DM6446_07 Digital Media System-on-Chip
TMS320F2801X Digital Signal Processors
TMS320F2809_07 Digital Signal Processors
TMS320F28335_1 Variable Capacitance Diode for TV Tuner VHF Tuning; Ratings VR (V): 32; Characteristics n: 12.0 min; Characteristics rs (ohm) max: 0.85; Characteristics C (pF) max: C2 = 32.2 to 37.5 C25 = 2.57 to 3.0; Characteristics CVR/CVR: 2/25; Cl: 2.777; Package: UFP
TMS4024 9 X 64 DIGITAL STORAGE BUFFER (FIFO)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320DM355-216 制造商:Texas Instruments 功能描述:DMSOC ARM926EJ-S CORE 216MHZ 337BGA 制造商:Texas Instruments 功能描述:DMSOC, ARM926EJ-S CORE, 216MHZ, 337BGA
TMS320DM355CZCE135 制造商:Texas Instruments 功能描述:
TMS320DM355CZCE216 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
TMS320DM355CZCE270 功能描述:IC DGTL MEDIA SOC 337NFBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TMS320DM3x, DaVinci™ 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
TMS320DM355CZCEA13 功能描述:處理器 - 專門應(yīng)用 Dig Media System-on- Chip RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432