參數(shù)資料
型號: TMDXCNCD28069ISO
廠商: Texas Instruments
文件頁數(shù): 121/174頁
文件大?。?/td> 0K
描述: EVAL PICCOLO CONTROLCARD
標(biāo)準(zhǔn)包裝: 1
系列: TMS320F2806x, Piccolo™, C2000™
主要目的: 接口,RS232,GPIO
嵌入式: 是,MCU,32 位
已用 IC / 零件: TMS320F2806x
已供物品:
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
2.9.3
PLL-Based Clock Module
The devices have an on-chip, PLL-based clock module. This module provides all the necessary clocking
signals for the device, as well as control for low-power mode entry. The PLL has a 5-bit ratio control
PLLCR[DIV] to select different CPU clock rates. The watchdog module should be disabled before writing
to the PLLCR register. The watchdog module can be re-enabled (if need be) after the PLL module has
stabilized, which takes 1 ms. The input clock and PLLCR[DIV] bits should be chosen in such a way that
the output frequency of the PLL (VCOCLK) is at least 50 MHz.
Table 2-15. PLL Settings
SYSCLKOUT (CLKIN)
PLLCR[DIV] VALUE(1) (2)
PLLSTS[DIVSEL] = 0 or 1(3)
PLLSTS[DIVSEL] = 2
PLLSTS[DIVSEL] = 3
00000 (PLL bypass)
OSCCLK/4 (Default)(1)
OSCCLK/2
OSCCLK
00001
(OSCCLK * 1)/4
(OSCCLK * 1)/2
(OSCCLK * 1)/1
00010
(OSCCLK * 2)/4
(OSCCLK * 2)/2
(OSCCLK * 2)/1
00011
(OSCCLK * 3)/4
(OSCCLK * 3)/2
(OSCCLK * 3)/1
00100
(OSCCLK * 4)/4
(OSCCLK * 4)/2
(OSCCLK * 4)/1
00101
(OSCCLK * 5)/4
(OSCCLK * 5)/2
(OSCCLK * 5)/1
00110
(OSCCLK * 6)/4
(OSCCLK * 6)/2
(OSCCLK * 6)/1
00111
(OSCCLK * 7)/4
(OSCCLK * 7)/2
(OSCCLK * 7)/1
01000
(OSCCLK * 8)/4
(OSCCLK * 8)/2
(OSCCLK * 8)/1
01001
(OSCCLK * 9)/4
(OSCCLK * 9)/2
(OSCCLK * 9)/1
01010
(OSCCLK * 10)/4
(OSCCLK * 10)/2
(OSCCLK * 10)/1
01011
(OSCCLK * 11)/4
(OSCCLK * 11)/2
(OSCCLK * 11)/1
01100
(OSCCLK * 12)/4
(OSCCLK * 12)/2
(OSCCLK * 12)/1
01101
(OSCCLK * 13)/4
(OSCCLK * 13)/2
(OSCCLK * 13)/1
01110
(OSCCLK * 14)/4
(OSCCLK * 14)/2
(OSCCLK * 14)/1
01111
(OSCCLK * 15)/4
(OSCCLK * 15)/2
(OSCCLK * 15)/1
10000
(OSCCLK * 16)/4
(OSCCLK * 16)/2
(OSCCLK * 16)/1
10001
(OSCCLK * 17)/4
(OSCCLK * 17)/2
(OSCCLK * 17)/1
10010
(OSCCLK * 18)/4
(OSCCLK * 18)/2
(OSCCLK * 18)/1
(1)
The PLL control register (PLLCR) and PLL Status Register (PLLSTS) are reset to their default state by the XRS signal or a watchdog
reset only. A reset issued by the debugger or the missing clock detect logic has no effect.
(2)
This register is EALLOW protected. See the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical
Reference Manual (literature number SPRUH18) for more information.
(3)
By default, PLLSTS[DIVSEL] is configured for /4. (The boot ROM changes this to /1.) PLLSTS[DIVSEL] must be 0 before writing to the
PLLCR and should be changed only after PLLSTS[PLLLOCKS] = 1.
Table 2-16. CLKIN Divide Options
PLLSTS [DIVSEL]
CLKIN DIVIDE
0
/4
1
/4
2
/2
3
/1
50
Device Overview
Copyright 2010–2012, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
ECM30DCBD CONN EDGECARD 60POS R/A .156 SLD
MCZ33742SEGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
H3AKH-3418G IDC CABLE - HSC34H/AE34G/HPK34H
EVAL-AD5235SDZ BOARD EVAL FOR AD5235
MCZ33742EGR2 IC SYSTEM BASIS CHIP CAN 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMDXCNCD28075 功能描述:TMS320F28075 controlCARD C2000?, Piccolo? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000??,Piccolo?? 零件狀態(tài):過期 板類型:評估平臺 類型:MCU 32-位 核心處理器:C28x 操作系統(tǒng):- 平臺:controlCARD 配套使用產(chǎn)品/相關(guān)產(chǎn)品:TMS320F28075 安裝類型:固定 內(nèi)容:板 標(biāo)準(zhǔn)包裝:1
TMDXCNCD28343 功能描述:插座和適配器 Delfino C28343 controlCARD RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
TMDXCNCD28346-168 功能描述:插座和適配器 Delfino C28346 DIM168 ControlCARD RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
TMDXCNCD28377D 功能描述:TMS320F28377D controlCARD C2000?, Delfino? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000? Delfino? 零件狀態(tài):過期 板類型:評估平臺 類型:MCU 32-位 核心處理器:C28x 操作系統(tǒng):- 平臺:controlCARD 配套使用產(chǎn)品/相關(guān)產(chǎn)品:TMS320F28377D 安裝類型:固定 內(nèi)容:板,電纜 標(biāo)準(zhǔn)包裝:1
TMDXCNCDH52C1 功能描述:子卡和OEM板 H52C1 Concerto controlCARD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit