參數資料
型號: TDA1315H
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: Digital audio input/output circuit DAIO
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP44
文件頁數: 9/36頁
文件大小: 411K
代理商: TDA1315H
1995 Jul 17
9
Philips Semiconductors
Product specification
Digital audio input/output circuit (DAIO)
TDA1315H
Table 1
Summary of validity and muting in the receive mode
Note
1.
X = don’t care.
INPUT CONDITIONS
(1)
OUTPUTS
PLL LOCKED
MUTE
ACTIVATED
SDAUX
SELECTED
I
2
SOUT
ENABLED
VALIDITY BIT
INVALID
SD
X
No
X
Yes
Yes
Yes
X
X
X
X
X
no
no
yes
no
yes
yes
yes
yes
yes
X
X
X
0
1
X
3-state
0
0
0
1
0
3-state
0
0
IEC
IEC
SDAUX
yes
no
no
no
When the I
2
S-bus output Port is disabled by pin I
2
SOEN in
the stand-alone mode, pins WS, SCK, SD and INVALID
will immediately become 3-state. If, however, this is
performed in the host mode via the I
2
SOEN pin or the
corresponding bit in the control register, only SD and
INVALID will become 3-state immediately. Pins WS and
SCK will only become 3-state after the rising edge of
STROBE when the STROBE pulse changes the setting
from receive to transmit mode. Thus in the host mode,
when remaining in the receive mode, I
2
SOEN only
influences the SD and INVALID pins. Pins WS and SCK
are always enabled. When the I
2
S-bus output Port is
re-enabled, data output will start with the beginning of a
new stereo sample.
Transmit mode
Although the IEC subframe format supports up to 24 bits
per audio sample, the number of significant bits can be
selected as 16, 18, 20 or 24 via the control register.
Because the I
2
S-bus Port then operates as a receiver, the
timing has to be selected so that all data bits can be
received. Any bits unused or unsupplied will be set to
logic 0.
The information regarding audio samples that may be
unreliable or invalid has to be entered at pin INVALID
simultaneously with the data input to pin SD. The timing
will be the same as in the CD decoder ICs (e.g. the EFAB
signal of the SAA7310, see Chapter “References”[5].
As the I
2
S-bus Port is used as an input, it must be disabled
by the correct combination of pin I
2
SOEN and the
corresponding bit in the control register. The pins WS and
SCK are set to 3-state on the rising edge of STROBE,
whenever the transmit mode is activated. I
2
SOEN
influences only the data pin SD. This allows for three
different configurations:
Transmit mode #1, I
2
SOEN = 1, I
2
SSEL = 1. In this
instance, I
2
S-bus timing and data are derived from an
external source and entered at pins WS, SCK and SD.
Output will be at pin IECO, if IECOEN permits.
Transmit mode #2, I
2
SOEN = 1, I
2
SSEL = 0. In this
instance, I
2
S-bus timing is derived from an external
source and entered at pins WS and SCK and is also
supplied to another I
2
S-bus source, such as an ADC.
Data from that other I
2
S-bus source is entered at pin
SDAUX. Output will be at pin IECO, if IECOEN permits.
In this instance, I
2
SSEL acts as a source selector for
pins SD and SDAUX.
Transmit mode #3, I
2
SOEN = 0, I
2
SSEL = 0. In this
instance, I
2
S-bus timing is derived from an external
source and entered at pins WS and SCK and is also
supplied to another I
2
S-bus source, such as an ADC.
Data from the other I
2
S-bus source is entered at pin
SDAUX. Output will be at pin IECO, if IECOEN permits,
and at pin SD. In this mode, SDAUX data is available
both at the IEC output (a type of digital monitor function)
and on the I
2
S-bus (e.g. for digital signal processing
purposes).
The remaining combination (I
2
SOEN = 0, I
2
SSEL = 1) is
not used. WS, SCK and SD are then 3-state.
Because the SDAUX input normally receives a signal from
an ADC, the signal at pin INVALID will not be interpreted
when this input is selected. All samples are assumed to be
valid. In all transmit modes, INVALID is an input pin.
相關PDF資料
PDF描述
TDA1373H General Digital Input GDIN
TDA1386 Noise shaping filter DAC
TDA1386T Noise shaping filter DAC
TDA1515AD Single Audio Amplifier
TDA1515BQU Single Audio Amplifier
相關代理商/技術參數
參數描述
TDA1315HB-S 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio
TDA1319 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TDA1319T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Tape Circuit
TDA1348AE 功能描述:48V FAN 127X127X38MM RoHS:是 類別:風扇,熱管理 >> 風扇 - DC 系列:TDA 標準包裝:40 系列:OD8025 風扇類型:管軸式 尺寸/尺寸:方形 - 80mm L x 80mm H x 25mm W 電壓 - 額定:12VDC 功率(瓦特):- 特點:PWM 控制;速度傳感器(轉速計) RPM:- 雜訊:- 靜態(tài)壓力:- 氣流:- 端子:4 引線 軸承類型:密封套筒 工作溫度:- 重量:- 額定電流:- 電壓范圍:- 預期壽命:- 其它名稱:OD802512MSS10A
TDA1348AE-EP 功能描述:FAN 48VDC 127X38MM PWM/TACH/IP56 RoHS:是 類別:風扇,熱管理 >> 風扇 - DC 系列:TDA 產品培訓模塊:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:FAL6F24LH Material 產品目錄繪圖:FAL-6F_1 FAL-6F_2 FAL-6F_3 標準包裝:30 系列:FAL-6F 風扇類型:鼓風機 尺寸/尺寸:矩形/圓形- 109mm L x 111.4mm H x 28.1mm W 電壓 - 額定:24VDC 功率(瓦特):7.08W 特點:- RPM:2550 RPM 雜訊:45 dB 靜態(tài)壓力:0.776 英寸水柱(193.2 Pa) 氣流:23.7 CFM(0.671m³/min) 端子:2 引線 軸承類型:流波 (HWB) 工作溫度:14 ~ 140°F(-10 ~ 60°C) 重量:0.551 磅(249.93g) 額定電流:0.295A 電壓范圍:14 ~ 27.6VDC 預期壽命:25°C 時為 30000 小時 產品目錄頁面:2688 (CN2011-ZH PDF) 其它名稱:FAL-6F24LHP9763