
Data Sheet
May 1998
T7690 5.0 V T1/E1 Quad Line Interface
T7693 3.3 V T1/E1 Quad Line Interface
Features
I
Four fully integrated T1/E1 line interfaces
I
Includes all driver, receiver, equalization, clock
recovery, and jitter attenuation functions
I
Ultralow power consumption
I
Robust operation for increased system margin
I
High interference immunity
I
On-chip transmit equalization for improved
sensitivity
I
Low-impedance drivers for reduced power
consumption
I
Selectable transmit or receive jitter attenuation/
clock smoothing
I
3-state transmit drivers
I
High-speed microprocessor interface
I
Automatic transmit monitor function
I
Per-channel powerdown
I
For use in systems that are compliant with AT&T
CB119; TR-TSY-000170, TR-TSY-000009, TR-
TSY-000499, TR-TSY-000253; ANSI T1.102 and
T1.403; ITU-T G.703, G.732, G.735-9, G.775,
G.823-4, and I.431
I
Common transformer for transmit/receive
I
Fine-pitch (25 mil spacing) surface-mount
package, 100-pin bumpered quad flat pack
I
–40
°
C to +85
°
C operating temperature range
Applications
I
SONET/SDH multiplexers
I
Asynchronous multiplexers (M13)
I
Digital access cross connects (DACs)
I
Channel banks
I
Digital radio base stations, remote wireless
modules
I
PBX interfaces
Description
The T7690 and T7693 are fully integrated quad line
interfaces containing four transmit and receive chan-
nels for use in both North American (T1/DS1) and
European (E1/CEPT) applications. The devices have
many of the same functions as the Lucent Technolo-
gies Microelectronics Group T7290A and provide
additional flexibility for the system designer.
Included is a parallel microprocessor interface that
allows the user to define the architecture, initiate
loopbacks, and monitor alarms. The interface is com-
patible with many commercially available micropro-
cessors.
The receiver performs clock and data recovery using
a fully integrated digital phase-locked loop. This digi-
tal implementation prevents false lock conditions
that are common when recovering sparse data pat-
terns with analog phase-locked loops. Equalization
circuitry in the receiver guarantees a high level of
interference immunity. As an option, the raw sliced
data (no retiming) can be output on the receive data
pins.
Transmit equalization is implemented with low-
impedance output drivers that provide shaped wave-
forms to the transformer, guaranteeing template
conformance. The quad device will interface to the
digital cross connect (DSX) at lengths of up to 655 ft.
for DS1 operation or to line impedances of 75
or
120
for CEPT operation.
A selectable jitter attenuator may be placed in the
receive signal path for low-bandwidth line-synchro-
nous applications, or it may be placed in the transmit
path for multiplexer applications where DS1/CEPT
signals are demultiplexed from higher rate signals.
The jitter attenuator will perform the clock smoothing
required on the resulting demultiplexed gapped
clock.