參數(shù)資料
型號: T7693
廠商: Lineage Power
英文描述: 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口)
中文描述: 四3.3伏的T1/E1線路接口(3.3伏T1 /電子四線接口)
文件頁數(shù): 3/42頁
文件大?。?/td> 726K
代理商: T7693
Data Sheet
May 1998
T7690 5.0 V T1/E1 Quad Line Interface
T7693 3.3 V T1/E1 Quad Line Interface
Features
I
Four fully integrated T1/E1 line interfaces
I
Includes all driver, receiver, equalization, clock
recovery, and jitter attenuation functions
I
Ultralow power consumption
I
Robust operation for increased system margin
I
High interference immunity
I
On-chip transmit equalization for improved
sensitivity
I
Low-impedance drivers for reduced power
consumption
I
Selectable transmit or receive jitter attenuation/
clock smoothing
I
3-state transmit drivers
I
High-speed microprocessor interface
I
Automatic transmit monitor function
I
Per-channel powerdown
I
For use in systems that are compliant with AT&T
CB119; TR-TSY-000170, TR-TSY-000009, TR-
TSY-000499, TR-TSY-000253; ANSI T1.102 and
T1.403; ITU-T G.703, G.732, G.735-9, G.775,
G.823-4, and I.431
I
Common transformer for transmit/receive
I
Fine-pitch (25 mil spacing) surface-mount
package, 100-pin bumpered quad flat pack
I
–40
°
C to +85
°
C operating temperature range
Applications
I
SONET/SDH multiplexers
I
Asynchronous multiplexers (M13)
I
Digital access cross connects (DACs)
I
Channel banks
I
Digital radio base stations, remote wireless
modules
I
PBX interfaces
Description
The T7690 and T7693 are fully integrated quad line
interfaces containing four transmit and receive chan-
nels for use in both North American (T1/DS1) and
European (E1/CEPT) applications. The devices have
many of the same functions as the Lucent Technolo-
gies Microelectronics Group T7290A and provide
additional flexibility for the system designer.
Included is a parallel microprocessor interface that
allows the user to define the architecture, initiate
loopbacks, and monitor alarms. The interface is com-
patible with many commercially available micropro-
cessors.
The receiver performs clock and data recovery using
a fully integrated digital phase-locked loop. This digi-
tal implementation prevents false lock conditions
that are common when recovering sparse data pat-
terns with analog phase-locked loops. Equalization
circuitry in the receiver guarantees a high level of
interference immunity. As an option, the raw sliced
data (no retiming) can be output on the receive data
pins.
Transmit equalization is implemented with low-
impedance output drivers that provide shaped wave-
forms to the transformer, guaranteeing template
conformance. The quad device will interface to the
digital cross connect (DSX) at lengths of up to 655 ft.
for DS1 operation or to line impedances of 75
or
120
for CEPT operation.
A selectable jitter attenuator may be placed in the
receive signal path for low-bandwidth line-synchro-
nous applications, or it may be placed in the transmit
path for multiplexer applications where DS1/CEPT
signals are demultiplexed from higher rate signals.
The jitter attenuator will perform the clock smoothing
required on the resulting demultiplexed gapped
clock.
相關PDF資料
PDF描述
T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器)
T7705A SUPPLY-VOLTAGE SUPERVISORS
T8100A H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時間段交換機)
T8100 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機)
T8102 H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時隙交換機)
相關代理商/技術參數(shù)
參數(shù)描述
T77 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron
T7700 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family
T77000150 制造商:Assembly Value Added 功能描述:
T7705102CA 制造商:Texas Instruments 功能描述:
T7705A 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS