- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383876 > T7693 (Lineage Power) 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口) PDF資料下載
參數(shù)資料
| 型號(hào)： | T7693 |
| 廠商： | Lineage Power |
| 英文描述： | 3.3 V T1/E1 Quad Line Interface( 3.3 V T1/E四線接口) |
| 中文描述： | 四3.3伏的T1/E1線路接口（3.3伏T1 /電子四線接口） |
| 文件頁數(shù)： | 13/42頁 |
| 文件大?。?/td> | 726K |
| 代理商： | T7693 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Data Sheet
May 1998
T7690 5.0 V T1/E1 Quad Line Interface
T7693 3.3 V T1/E1 Quad Line Interface
11
Lucent Technologies Inc.
Receiver
(continued)
Receiver Configuration Modes
(continued)
Alternate Clock Mode (ACM)
The alternate clock mode (ACM) control bit (register 5,
bit 6) selects the positive or negative clock edge of the
receive clock (RCLK) for receive data retiming. The
ACM control is used in conjunction with ALM (register
5, bit 5) control to determine the receive data retiming
modes. If ACM = 1, the receive data is retimed on the
positive edge of the receive clock. If ACM = 0, the
receive data is retimed on the negative edge of the
receive clock. Note that this control does not affect the
timing relationship for the transmitter inputs.
Loss Shutdown (LOSSD)
The loss shutdown (LOSSD) control bit (register 5,
bit 7) places the digital receiver outputs (RPD, RND) in
a predetermined state when a digital loss of signal
(DLOS) alarm occurs in register 0 and 1, bits 1 and 5. If
LOSSD = 1, the RPD and RND outputs are forced to
their inactive states (selected by ALM) and the receive
clock (RCLK) free runs during a DLOS alarm condition.
If LOSSD = 0, the RPD, RND, and RCLK outputs will
remain unaffected during the DLOS alarm condition.
Receiver Alarms
Analog Loss of Signal (ALOS) Alarm
An analog loss of signal (ALOS) detector monitors the
incoming signal amplitude and reports its status to
the alarm registers 0 and 1. During DS1 and CEPT
modes of operation, analog loss of signal is indicated
(ALOS = 1) if the amplitude at the receive input drops
below a voltage that is 17 dB below the nominal pulse
amplitude. The slicer outputs are clamped to the inac-
tive state and the clock recovery will provide a free-run-
ning RCLK when ALOS = 1. The alarm circuitry also
provides 4 dB of hysteresis to eliminate ALOS chatter-
ing. The time required to detect ALOS is between 1 ms
and 2.6 ms and is timed by the blue clock (see the All
Ones (AIS, Blue Signal) Generator (TBS) section).
Detection time is independent of signal amplitude
before the loss condition occurs.
Digital Loss of Signal (DLOS) Alarm
A digital loss of signal (DLOS) detector guarantees the
quality of the signal as defined in standards docu-
ments, and reports its status to the alarm registers 0
and 1. During DS1 operation, digital loss of signal
(DLOS = 1) is indicated if 100 or more consecutive 0s
occur in the receive data stream. The DLOS indication
is deactivated when the average ones density of at
least 12.5% is received in 100 contiguous pulse posi-
tions. During CEPT operation, DLOS is indicated when
255 or more consecutive 0s occur in the receive data
stream. The DLOS indication is deactivated when the
average ones density of at least 12.5% is received in
255 contiguous pulse positions. The LOSSTD control
bit (register 4, bit 2) selects the conformance protocols
for DLOS per Table 3. TR-TSY-000009 adds the addi-
tional constraint of no more than 15 consecutive 0s
when determining the 12.5% 1s density.
Bipolar Violation (BPV) Alarm
The bipolar violation (BPV) alarm is used only in single-
rail mode of operation of the device (see the System
Interface Pin Options section). When B8ZS(DS1)/
HDB3(CEPT) coding is not used (i.e., CODE = 0), any
violations in the receive data (such as two or more con-
secutive 1s on a rail) are indicated on the RND/BPV
pins. When B8ZS(DS1)/HDB3(CEPT) coding is used
(i.e., CODE = 1), the HDB3/B8ZS code violations are
reflected on the RND/BPV pins.
Table 3. Digital Loss of Signal Standard Select
LOSSTD
0
DS1 Mode
T1M1.3/93-005
ITU-T G.775
TR-TSY-000009
CEPT Mode
ITU-T G.775
1
ITU-T G.775
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7698 | Quad T1/E1 Line Interface and Octal T1/E1 Monitor(四T1/E1線接口和八T1/E1監(jiān)控器) |
| T7705A | SUPPLY-VOLTAGE SUPERVISORS |
| T8100A | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)間段交換機(jī)) |
| T8100 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī)) |
| T8102 | H.100/H.110 Interface and Time-Slot Interchanger(H.100/H.110接口和干線時(shí)隙交換機(jī)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T77 | 制造商:Thomas & Betts 功能描述:2-1/2"CONDUIT BODY,IRON,T,F-7 制造商:Cooper Crouse-Hinds 功能描述: 制造商:Thomas & Betts 功能描述:Fittings T-Fitting 2.5inch Non-Thread Iron |
| T7700 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Core2 Duo Processors and Core2 Extreme Processors for Platforms Based on Mobile 965 Express Chipset Family |
| T77000150 | 制造商:Assembly Value Added 功能描述: |
| T7705102CA | 制造商:Texas Instruments 功能描述: |
| T7705A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:SUPPLY-VOLTAGE SUPERVISORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。