參數(shù)資料
型號(hào): ST7LNB0V2Y0M6
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, 8 MHz, MICROCONTROLLER, PDSO16
封裝: 0.150 INCH, PLASTIC, SOP-16
文件頁數(shù): 17/30頁
文件大小: 451K
代理商: ST7LNB0V2Y0M6
Electrical characteristics
ST7LNB0V2Y0
6.7
Control pin characteristics
Table 23.
Asynchronous RESET pin(1)(2)(3)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage
0.3VDD
V
VIH
Input high level voltage
0.7VDD
Vhys
Schmitt trigger voltage hysteresis(4)
1V
VOL
Output low level voltage(5)
VDD=5 V
IIO=+5 mA
0.5
1.0
V
IIO=+2 mA
0.2
0.4
RON
Pull-up equivalent resistor (6)(4)
VDD=5 V
20
40
80
k
tw(RSTL)out Generated reset pulse duration
Internal reset sources
30
s
th(RSTL)in
External reset pulse hold time(7)
20
s
tg(RSTL)in
Filtered glitch duration(8)
200
ns
1.
The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device
can be damaged when the ST7 generates an internal reset (LVD or watchdog).
2.
Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the
VIL max. level specified in Section Table 23. on page 24. Otherwise the reset will not be taken into account internally.
3.
Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that
the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified
for IINJ(RESET) in Section Table 11. on page 16.
4.
Data based on characterization results, not tested in production.
5.
The IIO current sunk must always respect the absolute maximum rating specified in Section Table 11. and the sum of IIO
(I/O ports and control pins) must not exceed IVSS.
6.
The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltage on RESET pin between VILmax
and VDD
7.
4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
RESET pin with a duration below th(RSTL)in can be ignored.
8.
The reset network protects the device against parasitic resets.
相關(guān)PDF資料
PDF描述
ST7LNB1Y0M6 8-BIT, EEPROM, 8 MHz, MICROCONTROLLER, PDSO16
ST7PL05Y0MB/XXXTRE 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16
ST7PL05Y0MB 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16
ST7PLITE05F0U6TR 8-BIT, MROM, 16 MHz, MICROCONTROLLER, QCC20
ST7PLITE05Y0B6 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PDIP16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7LNB0V2Y0M6TR 制造商:STMicroelectronics 功能描述:
ST7LNB0Y0M6 制造商:STMicroelectronics 功能描述:
ST7LNB0Y0M6TR 制造商:STMicroelectronics 功能描述:
ST7LNB1Y0 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DiSEqC? slave microcontroller for SaTCR based LNBs and switchers
ST7LNB1Y0M6 制造商:STMicroelectronics 功能描述: 制造商:STMicroelectronics 功能描述:8-bits MCU, 1.5KB flash, 128B ram