參數(shù)資料
型號: ST7LITE19F1M6
英文描述: ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI
中文描述: ST7LITE1 - 8單電壓閃存EEPROM的MEMORY.DATA位MCU。 ADC的。 4定時(shí)器。的SPI
文件頁數(shù): 39/122頁
文件大小: 1716K
代理商: ST7LITE19F1M6
ST7LITE0, ST7SUPERLITE
39/122
POWER SAVING MODES
(Cont’d)
9.4.2 HALT MODE
The HALT mode is the lowest power consumption
mode of the MCU. It is entered by executing the
‘HALT’ instruction when active halt mode is disa-
bled.
The MCU can exit HALT mode on reception of ei-
ther a specific interrupt (see Table 7, “Interrupt
Mapping,” on page 34) or a RESET. When exiting
HALT mode by means of a RESET or an interrupt,
the oscillator is immediately turned on and the 256
CPU cycle delay is used to stabilize the oscillator.
After the start up delay, the CPU resumes opera-
tion by servicing the interrupt or by fetching the re-
set vector which woke it up (see
Figure 27
).
When entering HALT mode, the I bit in the CC reg-
ister is forced to 0 to enable interrupts. Therefore,
if an interrupt is pending, the MCU wakes immedi-
ately.
In HALT mode, the main oscillator is turned off
causing all internal processing to be stopped, in-
cluding the operation of the on-chip peripherals.
All peripherals are not clocked except the ones
which get their clock supply from another clock
generator (such as an external or auxiliary oscilla-
tor).
The compatibility of Watchdog operation with
HALT mode is configured by the “WDGHALT” op-
tion bit of the option byte. The HALT instruction
when executed while the Watchdog system is en-
abled, can generate a Watchdog RESET (see
sec-
tion 15.1 on page 109
for more details).
Figure 26. HALT Timing Overview
Figure 27. HALT Mode Flow-chart
Notes:
1.
WDGHALT is an option bit. See option byte sec-
tion for more details.
2.
Peripheral clocked with an external clock source
can still be active.
3.
Only some specific interrupts can exit the MCU
from HALT mode (such as external interrupt). Re-
fer to Table 7, “Interrupt Mapping,” on page 34 for
more details.
4.
Before servicing an interrupt, the CC register is
pushed on the stack. The I bit of the CC register is
set during the interrupt routine and cleared when
the CC register is popped.
5.
If the PLL is enabled by option byte, it outputs
the clock after a delay of t
STARTUP
(see
Figure 12
).
HALT
RUN
RUN
256 CPU CYCLE
DELAY
RESET
OR
INTERRUPT
HALT
INSTRUCTION
[Active Halt disabled]
FETCH
VECTOR
HALT
INSTRUCTION
(Active Halt disabled)
RESET
INTERRUPT
3)
Y
N
N
Y
CPU
I BIT
OSCILLATOR
PERIPHERALS
2)
OFF
OFF
OFF
0
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CPU
I BIT
OSCILLATOR
PERIPHERALS
ON
OFF
ON
X
4)
CPU
I BITS
OSCILLATOR
PERIPHERALS
ON
ON
ON
X
4)
256 CPU CLOCK CYCLE
DELAY
WATCHDOG
ENABLE
DISABLE
WDGHALT
1)
0
WATCHDOG
RESET
1
1
相關(guān)PDF資料
PDF描述
ST890B 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST890C 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST890 1.2A CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST8LR2 PHOTOTRANSISTOR | NPN | 800NM PEAK WAVELENGTH | 20M | LED-2B
ST92R195C ROMLESS HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7LITE1XB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE1XB_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE2_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE20 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI