![](http://datasheet.mmic.net.cn/Microchip-Technology/SST89E54RC-33-C-PIE_datasheet_99763/SST89E54RC-33-C-PIE_7.png)
2011 Silicon Storage Technology, Inc.
DS25088A
10/11
7
FlashFlex MCU
SST89E52RC / SST89E54RC
Data Sheet
A Microchip Technology Company
P3[6]
O
WR#: External Data Memory Write strobe
P3[7]
O
RD#: External Data Memory Read strobe
PSEN#
I/O
Program Store Enable: PSEN# is the Read strobe to external program. When the
device is executing from internal program memory, PSEN# is inactive (High). When
the device is executing code from external program memory, PSEN# is activated
twice each machine cycle, except that two PSEN# activations are skipped during
each access to external data memory. A forced high-to-low input transition on the
PSEN# pin while the RST input is continually held high for more than 10 machine
cycles will cause the device to enter external host mode programming.
RST
I
Reset: While the oscillator is running, a “high” logic state on this pin for two
machine cycles will reset the device. If the PSEN# pin is driven by a high-to-low
input transition while the RST input pin is held “high,” the device will enter the exter-
nal host mode, otherwise the device will enter the normal operation mode.
EA#
I
External Access Enable: EA# must be connected to VSS in order to enable the
device to fetch code from the external program memory. EA# must be strapped to
VDD for internal program execution. However, Disable-Extern-Boot (See Section ,
“Security Lock”) will disable EA#, and program execution is only possible from
internal program memory. The EA# pin can tolerate a high voltage2 of 12V. (See
Section , “Electrical Specification”)
ALE/
PROG#
I/O
Address Latch Enable: ALE is the output signal for latching the low byte of the
address during an access to external memory. This pin is also the programming
pulse input (PROG#) for flash programming. Normally the ALE3 is emitted at a con-
stant rate of 1/6 the crystal frequency4 and can be used for external timing and
clocking. One ALE pulse is skipped during each access to external data memory.
However, if AO is set to 1, ALE is disabled.
(See “Auxiliary Register (AUXR)” in Section , “Special Function Registers”)
NC
I/O
No Connect
XTAL1
I
Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock
generator circuits.
XTAL2
O
Crystal 2: Output from the inverting oscillator amplifier.
VDD
I
Power Supply
VSS
I
Ground
T0-0.0 25008
1. I = Input; O = Output
2. It is not necessary to receive a 12V programming supply voltage during flash programming.
3.ALE loading issue: When ALE pin experiences higher loading (>30pf) during the reset, the MCU may accidentally enter
into modes other than normal working mode. The solution is to add a pull-up resistor of 3-50 K
to V
DD, e.g. for ALE
pin.
4. For 6 clock mode, ALE is emitted at 1/3 of crystal frequency.
Table 1: Pin Descriptions (Continued) (2 of 2)
Symbol
Type1
Name and Functions