- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25646 > SPC563M64L5COAY (STMICROELECTRONICS) 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | SPC563M64L5COAY |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 80 MHz, MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, LEAD FREE, LQFP-144 |
| 文件頁數(shù)： | 63/140頁 |
| 文件大?。?/td> | 1310K |
| 代理商： | SPC563M64L5COAY |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
Overview
SPC563M64
Doc ID 14642 Rev 6
1.3.14
eQADC
The enhanced queued analog to digital converter (eQADC) block provides accurate and fast
conversions for a wide range of applications. The eQADC provides a parallel interface to two
on-chip analog to digital converters (ADC), and a single master to single slave serial
interface to an off-chip external device. Both on-chip ADCs have access to all the analog
channels.
The eQADC prioritizes and transfers commands from six command conversion command
‘queues’ to the on-chip ADCs or to the external device. The block can also receive data from
the on-chip ADCs or from an off-chip external device into the six result queues, in parallel,
independently of the command queues. The six command queues are prioritized with
Queue_0 having the highest priority and Queue_5 the lowest. Queue_0 also has the added
ability to bypass all buffering and queuing and abort a currently running conversion on either
ADC and start a Queue_0 conversion. This means that Queue_0 will always have a
deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs
were performing when the trigger occurred. The eQADC supports software and external
hardware triggers from other blocks to initiate transfers of commands from the queues to the
on-chip ADCs or to the external device. It also monitors the fullness of command queues
and result queues, and accordingly generates DMA or interrupt requests to control data
movement between the queues and the system memory, which is external to the eQADC.
The ADCs also support features designed to allow the direct connection of high impedance
acoustic sensors that might be used in a system for detecting engine knock. These features
include differential inputs; integrated variable gain amplifiers for increasing the dynamic
range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.
The eQADC also integrates a programmable decimation filter capable of taking in ADC
conversion results at a high rate, passing them through a hardware low pass filter, then
down-sampling the output of the filter and feeding the lower sample rate results to the result
FIFOs. This allows the ADCs to sample the sensor at a rate high enough to avoid aliasing of
out-of-band noise; while providing a reduced sample rate output to minimize the amount
DSP processing bandwidth required to fully process the digitized waveform.
The eQADC provides the following features:
●
Dual on-chip ADCs
–2
× 12-bit ADC resolution
–
Programmable resolution for increased conversion speed (12 bit, 10 bit, 8 bit)
12-bit conversion time - 1
μs (1M sample/sec)
10-bit conversion time - 867 ns (1.2M sample/second)
8-bit conversion time = 733 ns (1.4M sample/second)
–
Up to 10-bit accuracy at 500 KSample/s and 9-bit accuracy at 1 MSample/s
–
Differential conversions
–
Single-ended signal range from 0 to 5 V
–
Variable gain amplifiers on differential inputs (
×1, ×2, ×4)
–
Sample times of 2 (default), 8, 64 or 128 ADC clock cycles
–
Provides time stamp information when requested
–
Parallel interface to eQADC CFIFOs and RFIFOs
–
Supports both right-justified unsigned and signed formats for conversion results
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SPL2Y81 | 808 nm, LASER DIODE |
| SPL2Y98 | 975 nm, LASER DIODE |
| SPLBS79 | LASER DIODE |
| SPLEB98-E | 975 nm, LASER DIODE |
| SPLQY81 | 808 nm, LASER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC563M64L7COAR | 功能描述:32位微控制器 - MCU 32-BIT Embedded MCU 80 MHz, 1.5 Mbyte RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| SPC563M64L7COAY | 制造商:STMicroelectronics 功能描述:JDP MICRO - Bulk |
| SPC563M64L7-ENG | 制造商:STMicroelectronics 功能描述:ENG SAMPLES - Bulk |
| SPC563MADPT144S | 功能描述:32位微控制器 - MCU Socketed Mini Mod SPC563M QFP144 RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| SPC563MADPT176S | 功能描述:32位微控制器 - MCU Socketed Mini Mod SPC563M QFP176 RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。