參數(shù)資料
型號: SPAK56F802TA60
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: 0-BIT, 60 MHz, OTHER DSP, PQFP32
封裝: 7 X 7 MM, 0.80 MM PITCH, 1.40 MM HEIGHT, PLASTIC, LQFP-32
文件頁數(shù): 6/39頁
文件大?。?/td> 573K
代理商: SPAK56F802TA60
14
56F802 Technical Data
MOTOROLA
PWM pin output sink current4
IOLP
16
——
mA
Input capacitance
CIN
8
pF
Output capacitance
COUT
12
pF
VDD supply current
IDDT
5
Run6 (80MHz Operation)
120
130
mA
Run6 (60MHz Operation)
102
111
mA
Wait7
96
102
mA
Stop
62
70
mA
Low Voltage Interrupt, external power supply8
VEIO
2.4
2.7
3.0
V
Low Voltage Interrupt, internal power supply9
VEIC
2.0
2.2
2.4
V
Power on Reset10
VPOR
1.7
2.0
V
1.
Schmitt Trigger inputs are: FAULTA0, TCS, TCK, TMS, TDI, RESET, and TRST
2.
Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.
3.
PWM pin output source current measured with 50% duty cycle.
4.
PWM pin output sink current measured with 50% duty cycle.
5.
IDDT = IDD + IDDA (Total supply current for VDD + VDDA)
6.
Run (operating) IDD measured using 8MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports
configured as inputs; measured with all modules enabled.
7.
Wait IDD measured using external square wave clock source (fosc = 8MHz) into XTAL; all inputs 0.2V from rail;
no DC loads; less than 50pF on all outputs. CL = 20pF on EXTAL; all ports configured as inputs; EXTAL capacitance
linearly affects wait IDD; measured with PLL enabled.
8.
This low voltage interrupt monitors the VDDA external power supply. VDDA is generally connected to the same
potential as VDD via separate traces. If VDDA drops below VEIO, an interrupt is generated. Functionality of the device is
guaranteed under transient conditions when VDDA>VEIO (between the minimum specified VDD and the point when the
VEIO interrupt is generated).
9.
This low voltage interrupt monitors the internally regulated core power supply. If the output from the internal
voltage is regulator drops below VEIC, an interrupt is generated. Since the core logic supply is internally regulated, this
interrupt will not be generated unless the external power supply drops below the minimum specified value (3.0V).
10. Power
on reset occurs whenever the internally regulated 2.5V digital supply drops below 1.5V typical. While
power is ramping up, this signal remains active for as long as the internal 2.5V is below 1.5V typical no matter how long
the ramp up rate is. The internally regulated voltage is typically 100 mV less than VDD during ramp up until 2.5V is
reached, at which time it self regulates.
Table 15. DC Electrical Characteristics (Continued)
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, TA = –40° to +85°C, CL 50pF
Characteristic
Symbol
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
SPAK56F805FV80 16-BIT, 8 MHz, OTHER DSP, PQFP144
SPAK56F807VF80 16-BIT, 80 MHz, OTHER DSP, PBGA160
SPAK56F807VF80 16-BIT, 80 MHz, OTHER DSP, PBGA160
SPAK56F826BU80 16-BIT, 80 MHz, OTHER DSP, PQFP100
SPAK56F8346FV60 16-BIT, 240 MHz, OTHER DSP, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAK56F803BU80 制造商:Freescale Semiconductor 功能描述:
SPAK56F805FV80 制造商:Freescale Semiconductor 功能描述:
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
SPAKDSP303GC100 制造商:Motorola Inc 功能描述:
SPAKDSP303VF100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP563xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA