
Pin assignment
SN260
15
nSSEL_INT
I
SPI Slave Select Interrupt (from Host to SN260)
This signal must be connected to nSSEL (Pin 21)
nCTS
I
UART Clear To Send (enables SN260 transmission)
When using the UART interface, this signal should be left
unconnected if not used.
16
N.C.
I
When using the SPI interface, this signal is left not connected.
nRTS
O
UART Request To Send (enables Host transmission)
When using the UART interface, this signal should be left
unconnected if not used.
17
MOSI
I
SPI Data, Master Out / Slave In (from Host to SN260)
N.C.
I
When using the UART interface, this signal is left not connected.
18
MISO
O
SPI Data, Master In / Slave Out (from SN260 to Host)
N.C.
I
When using the UART interface, this signal is left not connected.
19
VDD_PADS
Power
Pads supply (2.1 – 3.6V)
20
SCLK
I
SPI Clock (from Host to SN260)
N.C.
I
When using the UART interface, this signal is left not connected.
21
nSSEL
I
SPI Slave Select (from Host to SN260)
N.C.
I
When using the UART interface, this signal is left not connected.
22
PTI_EN
O
Frame signal of Packet Trace Interface (PTI)
23
PTI_DATA
O
Data signal of Packet Trace Interface (PTI)
24
VDD_PADS
Power
Pads supply (2.1 – 3.6V)
25
N.C.
I
When using the SPI interface, this signal is left not connected.
TXD
O
UART Transmitted Data (from SN260 to Host)
26
nHOST_INT
O
Host Interrupt signal (from SN260 to Host)
RXD
I
UART Received Data (from Host to SN260)
27
SIF_CLK
I
Programming and Debug Interface, Clock (internal pull down)
28
SIF_MISO
O
Programming and Debug Interface, Master In / Slave Out
29
SIF_MOSI
I
Programming and Debug Interface, Master Out / Slave In (external
pull-down re-quired to guarantee state in Deep Sleep Mode)
30
nSIF_LOAD
I/O
Programming and Debug Interface, load strobe (open collector with
internal pull up)
31
GND
Power
Ground supply
32
VDD_FLASH
Power
1.8V Flash memory supply
33
SDBG
O
Spare Debug signal
34
LINK_ACTIVITY
O
Link and Activity signal
35
nWAKE
I
Wake Interrupt signal (from Host to SN260)
N.C.
I
When using the UART interface, this signal is left not connected.
36
VDD_CORE
Power
1.8V digital core supply
37
VDD_SYNTH_PRE
Power
1.8V synthesizer and pre-scalar supply
Table 2.
Pin descriptions (continued)
Pin #
Signal
Direction
Description