- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98084 > SN260Q (STMICROELECTRONICS) LOCAL AREA NETWORK CONTROLLER, QCC40 PDF資料下載
參數(shù)資料
| 型號： | SN260Q |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | LOCAL AREA NETWORK CONTROLLER, QCC40 |
| 封裝： | 6 X 6 MM, 0.90 MM HEIGHT, ROHS COMPLIANT, MQ220, QFN-40 |
| 文件頁數(shù)： | 15/47頁 |
| 文件大?。?/td> | 1592K |
| 代理商： | SN260Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
SPI protocol
SN260
7
SPI protocol
The SN260 low level protocol centers on the SPI interface for communication with a pair of
GPIO for handshake signaling.
●
The SN260 looks like a hardware peripheral.
●
The SN260 is the slave device and all transactions are initiated by the Host (the
master).
●
The SN260 supports a reasonably high data rate.
7.1
Physical interface configuration
The SN260 supports both SPI Slave Mode 0 (clock is idle low, sample on rising edge) and
SPI Slave Mode 3 (clock is idle high, sample on rising edge) at a maximum SPI clock rate of
5MHz, as illustrated in Figure 4.
Note:
The convention for the waveforms in this document is to show Mode 0.
Figure 4.
SPI transfer format, Mode 0 and Mode 3
The nHOST_INT signal and the nWAKE signal are both active low. The Host must supply a
pull-up resistor on the nHOST_INT signal to prevent errant interruptions during undefined
events such as the SN260 resetting. The SN260 supplies an internal pull-up on the nWAKE
signal to prevent errant interruptions during undefined events such as the Host resetting.
7.2
SPI transaction
The basic SN260 SPI transaction is half-duplex to ensure proper framing and to give the
SN260 adequate response time. The basic transaction, as shown in Figure 5, is composed
of three sections: Command, Wait, and Response. The transaction can be considered
analogous to a function call. The Command section is the function call, and the Response
section is the return value.
Figure 5.
General timing diagram for a SPI transaction
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54128J | TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDIP14 |
| SNJ54128W | TTL/H/L SERIES, QUAD 2-INPUT NOR GATE, CDFP14 |
| SN54132J | TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, CDIP14 |
| SN74S132N3 | S SERIES, QUAD 2-INPUT NAND GATE, PDIP14 |
| SN54175W | TTL/H/L SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN260QT | 功能描述:射頻收發(fā)器 ZIGBEE 802.15.4 NETWORK PROCESSOR RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| SN2634 | 制造商:Omron Corporation 功能描述:RELAY ASSEMBLY |
| SN26500PWR | 制造商:Texas Instruments 功能描述: |
| SN27210DRKR | 制造商:Texas Instruments 功能描述:Custom firmware of BQ27210 |
| SN27322 | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。