參數(shù)資料
型號(hào)： SI5327D-C-GMR
廠商： SILICON LABORATORIES
元件分類： 時(shí)鐘產(chǎn)生/分配
英文描述： 243 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC36
封裝： 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36
文件頁(yè)數(shù)： 46/60頁(yè)
文件大小： 715K
代理商： SI5327D-C-GMR
Si5327
50
Preliminary Rev. 0.4
4
LOS2
O
LVCMOS
CKIN2 Invalid Indicator.
This pin functions as a LOS alarm indicator for CKIN2 if
CK2_BAD_PIN
=1.
0 = CKIN2 present
1 = LOS on CKIN2
The active polarity can be changed by CK_BAD_POL. If
CK2_BAD_PIN
= 0, the pin tristates.
5, 10, 32
VDD
Supply
Supply.
The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capac-
itors should be associated with the following VDD pins:
50.1 F
10
0.1 F
32
0.1 F
A 1.0 F should also be placed as close to the device as is practical.
7
6
XB
XA
IAnalog
External Crystal or Reference Clock.
External crystal should be connected to these pins to use internal
oscillator based reference. Refer to the Si53xx Family Reference
Manual for interfacing to an external reference. External reference
must be from a high-quality clock source (TCXO, OCXO). Accepts
37–41 MHz crystal or reference clock, as determine by the RATE
pin setting.
8, 15, 31
GND
Supply
Ground.
Must be connected to system ground. Minimize the ground path
impedance for optimal performance of this device. Grounding these
pins does not eliminate the requirement to ground the GND PAD on
the bottom of the package.
11
RATE
I
3-Level
External Crystal or Reference Clock Rate.
Three level input that selects an external crystal or reference clock
to be applied to the XA/XB interface.
L setting (GND) = crystal on XA/XB
M setting (VDD/2) = clock or XO on XA/XB
H setting (VDD) = reserved
Some designs may require an external resistor voltage divider when
driven by an active device that will tristate.
16
17
CKIN1+
CKIN1–
IMulti
Clock Input 1.
Differential input clock. This input can also be driven with a single-
ended signal. Input frequency range is 2 kHz to 710 MHz.
12
13
CKIN2+
CKIN2–
IMulti
Clock Input 2.
Differential input clock. This input can also be driven with a single-
ended signal. Input frequency range is 2 kHz to 710 MHz.
Pin #
Pin Name
I/O
Signal Level
Description
Note:
Internal register names are indicated by underlined italics, e.g., INT_PIN. See Section “5.Register Map”.
相關(guān)PDF資料
PDF描述
SI5334B-A00122-GM PLL BASED CLOCK DRIVER, QCC24
SI5334C-A00129-GMR PLL BASED CLOCK DRIVER, QCC24
SI5334C-A00153-GM PLL BASED CLOCK DRIVER, QCC24
SI5334C-A00160-GM PLL BASED CLOCK DRIVER, QCC24
SI5334A-A00102-GM PLL BASED CLOCK DRIVER, QCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si5327-EVB 功能描述:時(shí)鐘和定時(shí)器開(kāi)發(fā)工具 SI5327 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V
SI5328 制造商:SILABS 制造商全稱:SILABS 功能描述:ITU-T G.8262 SYNCHRONOUS ETHERNET JITTER-ATTENUATING CLOCK MULTIPLIER
SI5328B-C-GM 制造商:Silicon Laboratories Inc 功能描述:G.8262 SYNCE CLOCK MULTIPLIER/JITTER ATTENUATOR - Trays 制造商:Silicon Laboratories Inc 功能描述:IC CLK MULTIPLIER ETH 36QFN
SI5328B-C-GMR 制造商:Silicon Laboratories Inc 功能描述:IC CLK MULTIPLIER ETH 36QFN
SI5328C-C-GM 制造商:Silicon Laboratories Inc 功能描述:G.8262 SYNCE CLOCK MULTIPLIER/JITTER ATTENUATOR - Trays 制造商:Silicon Laboratories Inc 功能描述:IC TIMING CLOCK 36QFN 制造商:Silicon Laboratories Inc 功能描述:Clock Generators & Support Products G.8262 SyncE Clock Multiplier
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*