參數(shù)資料
型號(hào)： SDA9400
廠商： MICRONAS SEMICONDUCTOR HOLDING AG
英文描述： Scan Rate Converter using Embedded DRAM Technology Units
中文描述： 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術(shù)股
文件頁(yè)數(shù)： 42/94頁(yè)
文件大?。?/td> 1180K
代理商： SDA9400
SDA 9400
Micronas
42
Preliminary Data Sheet
The next paragraphs describe the HOUT and VOUT generator in more detail. Both generators have
a so called “l(fā)ocked-mode” and “freerunning-mode”. Not all combinations of the modi make sense.
The table below shows ingenious configurations.
Ingenious configurations of the HOUT and VOUT generator
6.5.1
HOUT generator
The HOUT generator has two operation modes, which can be selected by the parameter HOUTFR.
The HOUT signal is active high (HOUTPOL=0) for 64 clock cycles (X1/CLK2). In the freerunning-
mode the HOUT signal is generated depending on the PPLOP parameter. In the locked-mode the
HOUT signal is locked on the incoming H-Sync signal HIN. In case of external synchronization
(EXSYN=1), no HOUT signal is generated. The SDA 9400 needs in this case an external H-Sync
(HEXT). The polarity of the HEXT signal as well as of the HOUT signal is programmable by the
parameter HOUTPOL. In case of external synchronization the HOUT generator has to be set into
the locked-mode (see also
Output sync controller (OSC)
on page 40).
The HREF signal marks the active part of a line. The figure below shows the timing relation of the
HOUT and the HREF signal. The distance is programmable by the parameter HOUTDEL. PD
means processing delay of the internal data processing (PD=36 X1/CLK2 clocks). The length of the
active part is determined by the parameter APPLOP. If the number of the active pixels (internal
parameter APPL, see also
Horizontal compression
on page 19) is smaller than the number of the
displayed pixels (e.g. displaying a 4:3 source on a 16:9 screen), a coloured border can be defined
using the NAPOP parameter. The border colour is defined by the parameters YBORDER,
NAPOP
[0]
APPLOP
[45]
APPL
0Eh
Not Active Pixel OutPut defines the number of not active
pixels (e.g. coloured border values)
Active Pixels Per Line OutPut defines the number of
pixels per line including border pixels
Active Pixels Per Line defines the number of active
pixels (see also
Horizontal compression
on page 19,
APPLIP)
Pixel Per Line OutPut defines the number of pixels bet-
ween two consecutive H-Syncs (only valid for
HOUTFR=1)
10h
internal
PPLOP
[432]
11h, 12h
Mode
EXSYN
HOUTFR
VOUTFR
CLK11EN
CLK21EN
FREQR
CONV
“H-and-V-locked”
0
0
0
1
0
1
1
0
0
0
1
0
1
1
1
1
1
0
0
0
0
0
0 or 1
0 or 1
by I2C-bus
by I2C-bus
0
0
“H-freerunning-V-locked”
“H-and-V-freerunning”
External synchronization
Parameter
[Default value]
Subaddress
Description
相關(guān)PDF資料
PDF描述
SDA9410-B13 Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
SDA9415-B13 Display Processor and Scan Rate Converter
SDA9488X Cost-effective Picture-In-Picture ICs
SDA9588X Cost-effective Picture-In-Picture ICs
SDA9489X PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SDA9401 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Scan Rate Converter using Embedded DRAM Technology Units
SDA9410-B13 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units
SDA9415-B13 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter
SDA9488X 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs
SDA9489X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*