- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374749 > SDA9400 (MICRONAS SEMICONDUCTOR HOLDING AG) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號： | SDA9400 |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術(shù)股 |
| 文件頁數(shù)： | 12/94頁 |
| 文件大?。?/td> | 1180K |
| 代理商： | SDA9400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
SDA 9400
Micronas
12
Preliminary Data Sheet
Input write parameter
Inside of the SDA 9400 a field detection block is necessary for the detection of an odd (A) or even
(B) field. Therefore the incoming H-Sync H1 (delayed HIN signal, delay depends on NAPIPDL and
NAPIPPH) is doubled (H2 signal). Depending on the phase position of the rising edge of the VIN
signal an A (rising edge between H1 and H2) or B (rising edge between H2 and H1) field is
detected. For proper operation of the field detection block, the VIN must be delayed depending on
the delay of the HIN signal (H1). The figure below explains the field detection process and the
functionality of the VINDEL parameter (inside the SDA 9400 the delayed VIN signal is called Vd and
the detected field signal is called Ffd).
Parameter
[Default value]
Subaddress
Description
NALIP
[20]
ALPFIP
[144]
NAPLIP
NAPIPDL
[0]
NAPIPPH
[0]
APPLIP
[45]
PIMODE
1: on
0: off
[0]
VERPOS
[0]
02h
Not Active Line InPut defines the number of lines from
the V-Sync to the first active line of the field
Active Lines Per Field InPut defines the number of active
lines
Not Active Pixels Per Line InPut defines the number of
pixels from the H-Sync to the first active pixel of the line.
The number of pixels is a combination of NAPIPDL and
NAPIPPH.
03h
00h, 04h
05h
Active Pixels Per Line InPut defines the number of active
pixels
Picture Insert MODE allows the insertion of an arbitrary
picture with the horizontal and vertical width defined by
VERWIDTH and HORWIDTH at the position defined by
VERPOS and HORPOS
VERtical POSition defines the number of lines from the
first active line to the first active line of an inserted pic-
ture
VERtical WIDTH defines the number of lines (vertical
width) of an inserted picture
HORizontal POSition defines the number of pixels from
the first active pixel to the first active pixel of an inserted
picture
HORizontal WIDTH defines the number of pixels (hori-
zontal width) of an inserted picture
00h
08h
VERWIDTH
[0]
HORPOS
[0]
07h
0Ah
HORWIDTH
[0]
09h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDA9410-B13 | Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | Display Processor and Scan Rate Converter |
| SDA9488X | Cost-effective Picture-In-Picture ICs |
| SDA9588X | Cost-effective Picture-In-Picture ICs |
| SDA9489X | PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9401 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。