
Chapter 1 MC9S12XF-Family Reference Manual
MC9S12XF - Family Reference Manual, Rev.1.19
Freescale Semiconductor
37
Unimplemented RAM pages are mapped externally in expanded modes. Accessing unimplemented RAM
pages in single chip modes causes an illegal address reset if the MPU is not congured to ag an MPU
protection error in that range.
Accessing unimplemented FLASH pages in single chip modes causes an illegal address reset if the MPU
is not congured to ag an MPU protection error in that range.
The range between 0x10_0000 and 0x13_FFFF is mapped to EEEPROM resources. The actual
EEEPROM and dataash block sizes are listed in
Table 1-6 . Within EEEPROM resource range an address
range exists which is neither used by EEEPROM resources nor remapped to external resources via chip
selects (see the FTM/MMC descriptions for details).
The xed 8K RAM default location in the global map is 0x0F_E000 - 0x0F_FFFF. This is subject to
remapping when conguring the local address map for a larger RAM access range.
Memory map
Figure 1-3 shows XGATE local address translation to the global memory map. It indicates
also the location of used internal resources in the memory map.
Table 1-6. Derivative Dependent Memory Parameters
Table 1-5. XGATE Resources (9S12XF512)
Internal Resource
Size /KByte
$Address
XGATE RAM
32K
XGRAM_LOW = 0x0F_8000
FLASH
30K(1)
1. This value is calculated by the following formula: (64K - 2K - XGRAMSIZE)
XGFLASH_HIGH = 0x78_8000
Device
FLASH_LOW
PPAGE
(1)
1. Number of 16K pages addressable via PPAGE register
RAM_LOW
RPAGE
(2)
2. Number of 4K pages addressing the RAM. RAM can also be mapped to 0x4000 - 0x7FFF
EE_LOW
DF_HIGH
EPAGE
9S12XF512
0x78_0000
32
0x0F_8000
8
0x13_F000
0x10_7FFF
4(3) + 32(4)
3. Number of 1K pages addressing the Cache RAM via the EPAGE register counting downwards from 0xFF
4. Number of 1K pages addressing the Data flash via the EPAGE register starting upwards from 0x00
9S12XF384
0x78_0000(5)
5. The 384K memory map is split into a 128K block from 0x78_0000 to 0x79_FFFF and a 256K block from 0x7C_0000 to
0x7F_FFFF
24
0x0F_A000
6
0x13_F000
0x10_7FFF
4 + 32
9S12XF256
0x78_0000(6)
6. The 256K memory map is split into a 128K block from 0x78_0000 to 0x79_FFFF and a 128K block from 0x7E_0000 to
0x7F_FFFF
16
0x0F_B000
5
0x13_F800
0x10_7FFF
2 + 32
9S12XF128
0x78_0000(7)
7. The 128K memory map is split into a 64K block from 0x78_0000 to 0x78_FFFF and a 64K block from 0x7F_0000 to
0x7F_FFFF
8
0x0F_C000
4
0x13_F800
0x10_7FFF
2 + 32