- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC18IS600IBS,151 (NXP SEMICONDUCTORS) I2C BUS CONTROLLER, PQCC24 PDF資料下載
參數(shù)資料
| 型號： | SC18IS600IBS,151 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | I2C BUS CONTROLLER, PQCC24 |
| 封裝： | 4 X 4 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT616-3, HVQFN-24 |
| 文件頁數(shù)： | 30/30頁 |
| 文件大?。?/td> | 164K |
| 代理商： | SC18IS600IBS,151 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁
SC18IS600_601_5
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 — 28 July 2008
9 of 30
NXP Semiconductors
SC18IS600/601
SPI to I2C-bus interface
6.2.2 I/O pins state register (IOState)
When read, this register returns the actual state of all programmable and
quasi-bidirectional I/O pins. When written, each register bit will be transferred to the
corresponding I/O pin programmed as output.
6.2.3 I2C-bus address register (I2CAdr)
The contents of the register represents the device’s own I2C-bus address. The most
signicant bit corresponds to the rst bit received from the I2C-bus after a START
condition. The least signicant bit is not used, but should be programmed with a ‘0’.
I2CAdr is not needed for device operation, but should be congured so that its address
does not conict with an I2C-bus device address used by the bus master.
6.2.4 I2C-bus clock rates register (I2CClk)
This register determines the I2C-bus clock frequency. Various clock rates are shown in
Table 6 for the SC18IS600. The frequency can be determined using Equation 1:
(1)
Fig 9.
Push-pull output conguration
002aab885
strong
VDD
P
VSS
pin latch data
GPIO pin
glitch rejection
input data
N
Table 5.
IOState - I/O pins state register (address 0x01) bit description
Bit
Symbol
Description
7:6
-
reserved
5
IO5
Set the logic level on the output pins.
Write to this register:
logic 0 = set output pin to zero
logic 1 = set output pin to one
A read from this register returns states of all pins.
4
IO4
3
GPIO3 (SC18IS600 only)
2
GPIO2
1
GPIO1
0
GPIO0
I
2
C-bus clock frequency
7.3728
10
6
×
4
I 2CClk
×
------------------------------- Hz
()
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC18IS600IBS | I2C BUS CONTROLLER, PQCC24 |
| SC2200UCL-300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA432 |
| SC2200UCL-300F | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA432 |
| SC26C562A8A | 2 CHANNEL(S), 10M bps, MULTI PROTOCOL CONTROLLER, PQCC52 |
| SC26C92AA1A44 | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC18IS600IPW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SPI to IC-bus interface |
| SC18IS600IPW,112 | 功能描述:總線收發(fā)器 INTERFACE SPI/I2C RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SC18IS600IPW,128 | 功能描述:總線收發(fā)器 SPI-I2C MSTER BRIDGE RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SC18IS600IPW/S8HP | 功能描述:SC18IS600I 制造商:nxp usa inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 協(xié)議:I2C 功能:控制器 接口:SPI 標準:- 電壓 - 電源:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:16-TSSOP 標準包裝:1 |
| SC18IS600IPW112 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。