
1996 Jul 02
50
Philips Semiconductors
Preliminary specification
High performance Compact
Disc-Recordable (CD-R) controller
SAA7390
F0B7
F0B9
F0BA
F0BB
F0BC
F0BD
F0BE
F0BF
F0C0
F0C1
F0C2
F0C3
F0C4
F0C5
F0C6
F0C6
F0C7
F0C7
F0C9
F0CE
F0CF
F0D1
F0D2
F0D3
F0D4
F0D5
F0D6
F0D7
F0D8
F0D9
F0DA
F0DB
F0DC
F0DD
F0DE
F0DF
F0E1
F0E2
F0E3
F0E4
F0E5
HOSTPASS
WTGCTL
RDSW
FECTL
HOSTPASS
HOSTPASS
HOSTPASS
HOSTPASS
BRGSEL
WTDIR
GPIOCTL
RDDSTAT
SERCOM
STRTMIN
STRTSEC
STOPCNT
STRTFRM
STOPCNT
RDJMPRS
CMSK
QINDX
CCMD
CSTS
CBCH
CBCL
CMIN
CSEC
CFRM
CTST
CCTL
CSTAT
CMDE
CFN
CCHAN
CSMD
CDTB
BMFECTL
FEFRMOFF
FEFRMOFF
FEFRM#
FEFRM#
R/W
W
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
R
R/W
R
R/W
R/W
R/W
R/W
R/W
W
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
interface device pass through register address 0x0B
GLIC control registers (audio control)
drive control switches register
front-end control register
interface device pass through register address 0x0C
interface device pass through register address 0x0D
interface device pass through register address 0x0E
interface device pass through register address 0x0F
baud rate generator select register
SAA7390-host interface direction plus audio mode control
general purpose bits control register
data status register
SAA7390: basic engine communications port
start minutes (automatic control)
start seconds (automatic control)
stop count low byte (automatic control)
start frame (automatic control)
stop count high byte (automatic control)
option jumper register (attached to DRAM data bus)
CDB2 interrupt mask register
Q channel index (track relative)
CDB2 command register
CDB2 status register
CDB2 block counter high
CDB2 block counter low
CDB2 header minutes register
CDB2 header seconds register
CDB2 header frame register
test register for CDB2 block
control register for CDB2 block
status register for CDB2 block
CDB2 header mode register
CDB2 file number register
CDB2 channel number register
CDB2 sub-mode byte register
CDB2 data type byte register
buffer manager front-end control
front-end 8 LSBs; frame offset
front-end 4 MSBs; frame offset (bit 0 to bit 3)
front-end 8 LSBs of the frame
front-end 3 MSBs of the frame (bit 0 to bit 2)
ADDRESS
MNEMONIC
READ/WRITE