- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372115 > SAA7378GP (NXP Semiconductors N.V.) Single Chip Digital Servo Processor and Compact Disc Decoder PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7378GP |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Single Chip Digital Servo Processor and Compact Disc Decoder |
| 中文描述： | 單片機(jī)數(shù)字伺服處理器和光盤解碼器 |
| 文件頁數(shù)： | 12/45頁 |
| 文件大?。?/td> | 224K |
| 代理商： | SAA7378GP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Philips Semiconductors
Preliminary specification: Version 1.0
May 1995
12
Digital Servo Processor and Compact Disc Decoder (CD7)
SAA7378GP
7.5
Subcode Data Processing
7.5.1
The 96-bit Q-channel word is accumulated in an internal buffer. The last 16 bits are used internally to perform a Cyclic
Redundancy Check (CRC). If the data is good, the SUBQREADY-Isignal will go low. SUBQREADY-I can be read via the
SDA or STATUS pins, selected via register 2. Good Q-channel data may be read from SDA.
Q-Channel Processing
7.5.2
Data of subcode channels, Q-W, is available in the EBU output (DOBM).
Subcode Channels Q-W
7.6
The SAA7378 has a
±
8 frame FIFO. The error corrector is a t = 2, e = 4 type, with error corrections on both C1 (32 symbol)
and C2 (28 symbol) frames. Four symbols are used from each frame as parity symbols. This error corrector can correct up
to two errors on the C1 level and up to four errors on the C2 level.
The error corrector also contains a flag processor. Flags are assigned to symbols when the error corrector cannot ascertain
if the symbols are definitely good. C1 generates output flags which are read after (de-interleaving) by C2, to help in the
generation of C2 output flags.
The C2 output flags are used by the interpolator for concealment of uncorrectable errors. They are also output via the EBU
signal (DOBM).
FIFO and Error Corrector
7.6.1
The flags output pin CFLG (open-drain) shows the status of the error corrector and interpolator and is updated every frame
7.35kHz. In the SAA7378 chip a 1-bit flag is present on the CFLG pin as shown in Figure 6.This signal shows the status of
the error corrector and interpolator.
Flags Output (CFLG)
F1
F2
F3
F4
F5
F6
F7
F1
11.3
μ
s
33.9
μ
s
F8
F8
33.9
μ
s
Figure 6 Flag Output Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7380 | Error correction and host interface IC for CD-ROM ELM |
| SAA7380GP | Error correction and host interface IC for CD-ROM ELM |
| SAA7381 | ATAPI CD-R block decoder |
| SAA7382GP | Error correction and host interface IC for CD-ROM ELM |
| SAA7382 | Error correction and host interface IC for CD-ROM ELM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7380 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
| SAA7380GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
| SAA7381 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ATAPI CD-R block decoder |
| SAA7382 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
| SAA7382GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Error correction and host interface IC for CD-ROM ELM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。