- 您現(xiàn)在的位置：買賣IC網 > PDF目錄225025 > RC28F128P33T85 (NUMONYX) 8M X 16 FLASH 3V PROM, 85 ns, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | RC28F128P33T85 |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 8M X 16 FLASH 3V PROM, 85 ns, PBGA64 |
| 封裝： | BGA-64 |
| 文件頁數(shù)： | 51/96頁 |
| 文件大?。?/td> | 1378K |
| 代理商： | RC28F128P33T85 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
November 2007
Datasheet
Order Number: 314749-05
55
Numonyx StrataFlash Embedded Memory (P33)
11.1.0.11 Burst Length
The Burst Length bits (BL[2:0]) selects the linear burst length for all synchronous burst
reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word, and
continuous word.
Continuous burst accesses are linear only, and do not wrap within any word length
boundaries (see Table 29, “Burst Sequence Word Ordering” on page 54). When a burst
cycle begins, the device outputs synchronous burst data until it reaches the end of the
“burstable” address space.
11.1.0.12 End of Word Line (EOWL) Considerations
When performing synchronous burst reads with BW set (no wrap) and DH reset (1-
clock cycle), an output “delay” requiring additional clock Wait States may occur when
the burst sequence crosses its first device-row (16-word) boundary. The delay would
take place only once, and will not occur if the burst sequence does not cross a device-
row boundary. The WAIT signal informs the system of this delay when it occurs. If the
burst sequence’s start address is 4-word aligned (i.e. 0x00h, 0x04h, 0x08, 0x0Ch) then
no delay occurs. If the start address is at the end of a 4-word boundary (i.e. 0x03h,
0x07h, 0x0Bh, 0x0Fh), the worst case delay (number of Wait States required) will be
one clock cycle less than the first access Latency Count (LC-1) when crossing the first
device-row boundary (i.e. 0x0Fh to 0x10h). Other address misalignments may require
wait states depending upon the LC setting and the starting address alignment. For
example, an LC setting of 3 with a starting address of 0xFD requires 0 wait states, but
the same LC setting of 3 with a starting address of 0xFE would require 1 wait state
when crossing the first device row boundary.
11.2
Read Operations
The device can be in any of four read states: Read Array, Read Identifier, Read Status
or Read Query. Upon power-up, or after a reset, the device defaults to Read Array
mode. To change the read state, the appropriate read command must be written to the
device (see Section 9.6, “Device Command Bus Cycles” on page 44). The following
sections describe read-mode operations in detail.
The device supports two read modes: asynchronous page mode and synchronous burst
mode. Asynchronous page mode is the default read mode after device power-up or a
reset. The RCR must be configured to enable synchronous burst reads of the flash
memory array (see Section , “The Clear Status Register command clears the status
11.2.1
Asynchronous Page-Mode Read
Following a device power-up or reset, asynchronous page mode is the default read
mode and the device is set to Read Array mode. However, to perform array reads after
any other device operation (e.g. write operation), the Read Array command must be
issued in order to read from the flash memory array.
Note:
Asynchronous page-mode reads can only be performed when RCR 15 is set
The Clear Status Register command clears the status register. It functions independent
of VPP. The WSM sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing
them. The Status Register should be cleared before starting a command sequence to
avoid any ambiguity. A device reset also clears the Status Register.
相關PDF資料 |
PDF描述 |
|---|---|
| RC28F256P33T85A | 16M X 16 FLASH 3V PROM, 85 ns, PBGA64 |
| RC28F160C3TC90 | 1M X 16 FLASH 3V PROM, 90 ns, PBGA64 |
| RC28F160C3BD70 | 1M X 16 FLASH 3V PROM, 70 ns, PBGA64 |
| RC4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
| RM4194K | DUAL OUTPUT, ADJUSTABLE MIXED REGULATOR, MBFM9 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| RC28F128P33T85A | 功能描述:IC FLASH 128MBIT 85NS 64EZBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:2,500 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-MSOP 包裝:帶卷 (TR) |
| RC28F128P33TF60 | 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:Numonyx?? P33-65nm Flash Memory |
| RC28F128P33TF60A | 功能描述:IC FLASH 128MBIT 85NS 64EZBGA RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| RC28F128P3GB850 | 制造商:Micron Technology Inc 功能描述:128MB, KEARNY EBGA 3.0 - Trays |
| RC28F128P3GT850 | 制造商:Micron Technology Inc 功能描述:128MB, KEARNY EBGA 3.0 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。