- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368135 > PSD211R Field Programmable Microcontroller Peripherals(可編程邏輯,可加密,19個可單獨配置I/O,通用PLD有12個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD211R |
| 英文描述： | Field Programmable Microcontroller Peripherals(可編程邏輯,可加密,19個可單獨配置I/O,通用PLD有12個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設(shè)備（可編程邏輯，可加密，19個可單獨配置的I / O，通用PLD的有12個輸入） |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 175K |
| 代理商： | PSD211R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
PSD211R
2-15
Figure 6. Port C Structure
CS8 (OUTPUT LINE)
FROM PAD
TO PAD
A16
CS9 (OUTPUT LINE)
FROM PAD
TO PAD
A17
CS10 (OUTPUT LINE)
FROM PAD
TO PAD
A18
ALE
ADDRESS INDICATOR
(NOTE 7)
TO
EPROM
PC0
PC1
PC2
CATD
ADDRESS
LATCH
ADDRESS
LATCH
CPCF1
CONF.
BIT
ADDRESS
LATCH
CADDHLT
CONFIGURATION
BIT: LATCH OR
TRANSPARENT
CONTROL
CPCF2
CONF.
BIT
CPCF0
CONF.
BIT
NOTES:
7. The CADDHLT configuration bit determines if A18–A16 are transparent via the latch, or if
they must be latched by the trailing edge of the ALE strobe.
8. All Port C pins are either address or logic inputs (CATD).
Port Functions
(cont.)
EPROM
The 32K x 8 EPROM has 8 banks of memory. Each bank is 4K x 8 and can be placed in
any address location by programming the PAD. Bank0–Bank7 is selected by PAD outputs
ES0–ES7, respectively.
A16–A19
Inputs
If one or more of the pins PC0, PC1 PC2 and CSI/A19 are configured as inputs, the
configuration bits CADDHLT and CATD define their functionality inside the part. CADDHLT
determines if these inputs are to be latched by the trailing edge of the ALE or AS signal
(CADDHLT = 1), or enabled into the PSD211R at all times (CADDHLT = 0, transparent
mode). CATD determines whether these lines are high-order address lines, that take part in
the derivation of EPROM select signals inside the chip (CATD = 1), or logic input lines that
have no impact on memory or I/O selections (CATD = 0). Logic input lines typically
participate in the Boolean expressions implemented in the PAD B. Unused input pins
should be tied to V
CC
or GND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD301-20QI | Field-Programmable Peripheral |
| PSD301-20U | 40V 1 Form A Photo Voltaic Relay in a 4-Lead SOP Package; A PVY116 with Standard Packaging |
| PSD301-20UI | Field-Programmable Peripheral |
| PSD301-20XI | Field-Programmable Peripheral |
| PSD301-20XM | 400V 1 Form A Photo Voltaic Relay in a 6-pin SMT Package; A PVT412AS with Tape and Reel Packaging |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD211R-B-15J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD211R-B-15L | 制造商:WSI 功能描述: |
| PSD211R-B-15M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD211R-B-70J | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low Cost Field Programmable Microcontroller Peripherals |
| PSD211RB-70J | 功能描述:SPLD - 簡單可編程邏輯器件 U 511-ZPSD301B-70J RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。