- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄190063 > PIC17C43 PIC17C42/42A/43/44/CR42A/CR43 Datasheet PDF資料下載
參數(shù)資料
| 型號： | PIC17C43 |
| 英文描述： | PIC17C42/42A/43/44/CR42A/CR43 Datasheet |
| 中文描述： | PIC17C42/42A/43/44/CR42A/CR43數(shù)據(jù)表 |
| 文件頁數(shù)： | 31/71頁 |
| 文件大小： | 1173K |
| 代理商： | PIC17C43 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
1996 Microchip Technology Inc.
DS30412C-page 37
PIC17C4X
6.2.2.2
CPU STATUS REGISTER (CPUSTA)
The CPUSTA register contains the status and control
bits for the CPU. This register is used to globally
enable/disable interrupts. If only a specic interrupt is
desired to be enabled/disabled, please refer to the
INTerrupt STAtus (INTSTA) register and the Peripheral
Interrupt Enable (PIE) register. This register also indi-
cates if the stack is available and contains the
Power-down (PD) and Time-out (TO) bits. The TO, PD,
and STKAV bits are not writable. These bits are set and
cleared according to device logic. Therefore, the result
of an instruction with the CPUSTA register as destina-
tion may be different than intended.
FIGURE 6-8:
CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)
U - 0
R - 1
R/W - 1
R - 1
U - 0
—
STKAV GLINTD
TO
PD
—
R = Readable bit
W = Writable bit
U = Unimplemented bit,
Read as ‘0’
- n = Value at POR reset
bit7
bit0
bit 7-6:
Unimplemented: Read as '0'
bit 5:
STKAV: Stack Available bit
This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh
→ 0h (stack overow).
1 = Stack is available
0 = Stack is full, or a stack overow may have occurred (Once this bit has been cleared by a
stack overow, only a device reset will set this bit)
bit 4:
GLINTD: Global Interrupt Disable bit
This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can
cause an interrupt.
1 = Disable all interrupts
0 = Enables all un-masked interrupts
bit 3:
TO: WDT Time-out Status bit
1 = After power-up or by a CLRWDT instruction
0 = A Watchdog Timer time-out occurred
bit 2:
PD: Power-down Status bit
1 = After power-up or by the CLRWDT instruction
0 = By execution of the SLEEP instruction
bit 1-0:
Unimplemented: Read as '0'
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC17C75X | Micropower Precision Series Reference Family; Package: SOT; No of Pins: 3; Temperature Range: 0°C to +70°C |
| PIC17C7X | |
| PIC17C44 | Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C |
| PIC17C766T-33E/L | 8-BIT, OTPROM, 33 MHz, RISC MICROCONTROLLER, PQCC84 |
| PIC18C242-I/SO | 8-BIT, OTPROM, 40 MHz, RISC MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC17C43/JW | 功能描述:8位微控制器 -MCU 64KB 3328 RAM w/ECAN RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC17C43-16/L | 功能描述:8位微控制器 -MCU 8KB 454 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC17C43-16/L | 制造商:Microchip Technology Inc 功能描述:8BIT CMOS MCU SMD 17C43 PLCC44 |
| PIC17C43-16/P | 功能描述:8位微控制器 -MCU 8KB 454 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC17C43-16/P | 制造商:Microchip Technology Inc 功能描述:IC 8BIT CMOS MCU OTP 17C43 DIP40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。