參數(shù)資料
型號： PIC12HV615
廠商： Microchip Technology Inc.
英文描述： 8-Pin Flash-Based, 8-Bit CMOS Microcontrollers
中文描述： 8引腳閃存的基礎(chǔ)上，8位CMOS微控制器
文件頁數(shù)： 105/168頁
文件大?。?/td> 1347K
代理商： PIC12HV615
2006 Microchip Technology Inc.
Preliminary
DS41302A-page 103
PIC12F609/615/12HV609/615
11.4
Interrupts
The PIC12F609/615/12HV609/615 has 8 sources of
interrupt:
External Interrupt GP2/INT
Timer0 Overflow Interrupt
GPIO Change Interrupts
Comparator Interrupt
A/D Interrupt (615 only)
Timer1 Overflow Interrupt
Timer2 Match Interrupt (615 only)
Enhanced CCP Interrupt (615 only)
The Interrupt Control register (INTCON) and Peripheral
Interrupt Request Register 1 (PIR1) record individual
interrupt requests in flag bits. The INTCON register
also has individual and global interrupt enable bits.
The Global Interrupt Enable bit, GIE of the INTCON
register, enables (if set) all unmasked interrupts, or
disables (if cleared) all interrupts. Individual interrupts
can be disabled through their corresponding enable
bits in the INTCON register and PIE1 register. GIE is
cleared on Reset.
When an interrupt is serviced, the following actions
occur automatically:
The GIE is cleared to disable any further interrupt.
The return address is pushed onto the stack.
The PC is loaded with 0004h.
The Return from Interrupt instruction,
RETFIE
, exits
the interrupt routine, as well as sets the GIE bit, which
re-enables unmasked interrupts.
The following interrupt flags are contained in the
INTCON register:
INT Pin Interrupt
GPIO Change Interrupt
Timer0 Overflow Interrupt
The peripheral interrupt flags are contained in the
special register, PIR1. The corresponding interrupt
enable bit is contained in special register, PIE1.
The following interrupt flags are contained in the PIR1
register:
A/D Interrupt
Comparator Interrupt
Timer1 Overflow Interrupt
Timer2 Match Interrupt
Enhanced CCP Interrupt
For external interrupt events, such as the INT pin or
GPIO change interrupt, the interrupt latency will be
three or four instruction cycles. The exact latency
depends upon when the interrupt event occurs (see
Figure 11-8). The latency is the same for one or two-
cycle instructions. Once in the Interrupt Service
Routine, the source(s) of the interrupt can be
determined by polling the interrupt flag bits. The
interrupt flag bit(s) must be cleared in software before
re-enabling interrupts to avoid multiple interrupt
requests.
For additional information on Timer1, Timer2,
comparators, ADC, Enhanced CCP modules, refer to
the respective peripheral section.
11.4.1
GP2/INT INTERRUPT
The external interrupt on the GP2/INT pin is edge-
triggered; either on the rising edge if the INTEDG bit of
the OPTION register is set, or the falling edge, if the
INTEDG bit is clear. When a valid edge appears on the
GP2/INT pin, the INTF bit of the INTCON register is set.
This interrupt can be disabled by clearing the INTE
control bit of the INTCON register. The INTF bit must
be cleared by software in the Interrupt Service Routine
before re-enabling this interrupt. The GP2/INT interrupt
can wake-up the processor from Sleep, if the INTE bit
was set prior to going into Sleep. See
Section 11.7
“Power-Down Mode (Sleep)”
for details on Sleep and
Figure 11-9 for timing of wake-up from Sleep through
GP2/INT interrupt.
Note 1:
Individual interrupt flag bits are set,
regardless of the status of their
corresponding mask bit or the GIE bit.
2:
When an instruction that clears the GIE
bit is executed, any interrupts that were
pending for execution in the next cycle
are ignored. The interrupts, which were
ignored, are still pending to be serviced
when the GIE bit is set again.
Note:
The ANSEL register must be initialized to
configure an analog channel as a digital
input. Pins configured as analog inputs will
read ‘
0
’ and cannot generate an interrupt.
相關(guān)PDF資料
PDF描述
PIC16C505-04 14-Pin, 8-Bit CMOS Microcontroller
PIC16C505 14-Pin, 8-Bit CMOS Microcontroller(每個I/O口有25mA驅(qū)動/吸收電流,12個I/O口，帶WDT的微控制器)
PIC16C54C EPROM/ROM-Based 8-Bit CMOS Microcontroller(18引腳、12個I/O端口、512位EPROM/ROM的8位CMOS微控制器)
PIC16C54 EPROM/ROM-Based 8-Bit CMOS Microcontroller Series(每個I/O口有20mA吸收,25mA驅(qū)動,12個I/O，2.5V的微控制器)
PIC16CR54B EPROM/ROM-Based 8-Bit CMOS Microcontroller Series(每個I/O口有20mA吸收,25mA驅(qū)動,12個I/O，2.5V的微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC12HV615-E/MD 功能描述:8位微控制器 -MCU 2KB Flash 64 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC12HV615-E/MF 功能描述:8位微控制器 -MCU 1.75KB Flash 64B RAM 6 I/O 8MHz INT OSC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC12HV615-E/MS 功能描述:8位微控制器 -MCU 2KB Flash 64 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC12HV615-E/P 功能描述:8位微控制器 -MCU 2KB Flash 64 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC12HV615-E/SN 功能描述:8位微控制器 -MCU 2KB Flash 64 RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*