- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299771 > PIC12F635T-E/SN 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | PIC12F635T-E/SN |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO8 |
| 封裝： | 0.150 INCH, PLASTIC, MS-012, SOIC-8 |
| 文件頁數(shù)： | 163/196頁 |
| 文件大?。?/td> | 3291K |
| 代理商： | PIC12F635T-E/SN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁當(dāng)前第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
2005 Microchip Technology Inc.
Preliminary
DS41232B-page 67
PIC12F635/PIC16F636/639
7.4
Comparator Outputs
The comparator outputs are read through the
CMCON0 register. These bits are read-only. The
comparator outputs may also be directly output to the
RA2 and RC4 I/O pins. When enabled, multiplexers in
the output path of the RA2 and RC4 pins will switch
and the output of each pin will be the unsynchronized
output of the comparator. The uncertainty of each of
the comparators is related to the input offset voltage
and the response time given in the specifications.
Figure 7-5 and Figure 7-6 show the output block
diagrams for Comparator 1 and 2.
The TRIS bits will still function as an output enable/
disable for the RA2 and RC4 pins while in this mode.
The polarity of the comparator outputs can be changed
using the C1INV and C2INV bits (CMCON0<5:4>).
Timer1 gate source can be configured to use the T1G
pin or Comparator 2 output as selected by the T1GSS bit
(CMCON1<1>). This feature can be used to time the
duration or interval of analog events. The output of
Comparator 2 can also be synchronized with Timer1 by
setting the C2SYNC bit (CMCON1<0>). When enabled,
the output of Comparator 2 is latched on the falling edge
of the Timer1 clock source. If a prescaler is used with
Timer1, Comparator 2 is latched after the prescaler. To
prevent a race condition, the Comparator 2 output is
latched on the falling edge of the Timer1 clock source
and Timer1 increments on the rising edge of its clock
source. See Figure 7-6, Comparator C2 Output Block
Diagram and Figure 5-1, Timer1 on the PIC12F635/
PIC16F636/639 Block Diagram for more information.
It is recommended to synchronize Comparator 2 with
Timer1 by setting the C2SYNC bit when Comparator 2
is used as the Timer1 gate source. This ensures Timer1
does not miss an increment if Comparator 2 changes
during an increment.
7.5
Comparator Interrupts
The comparator interrupt flags are set whenever there
is a change in the output value of its respective
comparator. Software will need to maintain information
about the status of the output bits, as read from
CMCON0<7:6>, to determine the actual change that
has occurred. The CxIF bits (PIR1<4:3>) are the
Comparator Interrupt Flags. These bits must be reset in
software by clearing them to ‘0’. Since it is also possible
to write a ‘1’ to this register, a simulated interrupt may
be initiated.
The
CxIE
bits
(PIE1<4:3>)
and
the
PEIE
bit
(INTCON<6>) must be set to enable the interrupts. In
addition, the GIE bit must also be set. If any of these
bits are cleared, the interrupt is not enabled, though the
CxIF bits will still be set if an interrupt condition occurs.
The user, in the Interrupt Service Routine, can clear the
interrupt in the following manner:
a)
Any read or write of CMCON0. This will end the
mismatch condition.
b)
Clear flag bits CxIF.
A mismatch condition will continue to set flag bits CxIF.
Reading CMCON0 will end the mismatch condition and
allow flag bits CxIF to be cleared.
Note:
If a change in the CMCON0 register
(CxOUT) should occur when a read
operation is being executed (start of the
Q2 cycle), then the CxIF (PIR1<4:3>)
interrupt flags may not get set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16C65B-04I/PQ | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PQFP44 |
| PIC16C73BT-20E/SS | 8-BIT, OTPROM, 20 MHz, RISC MICROCONTROLLER, PDSO28 |
| PIC16C74B-04I/P | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDIP40 |
| PIC16LC73B-04I/SS | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDSO28 |
| PIC16LC74B-04I/P | 8-BIT, OTPROM, 4 MHz, RISC MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PIC12F635T-I/MD | 功能描述:8位微控制器 -MCU 2 KB 64 RAM 6I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC12F635TI/MF | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
| PIC12F635T-I/MF | 功能描述:8位微控制器 -MCU 2kb 64 RAM 6 I/O RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| PIC12F635TI/MFQTP | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
| PIC12F635TI/P | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:8/14-PIN FLASH-BASED, 8-BIT CMOS MICROCONTROLLERS WITH NANOWATT TECHNOLOGY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。