- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100NH (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號： | PI7C21P100NH |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁數(shù)： | 47/77頁 |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100NH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 47 of 77
June 10, 2005 Revision 1.06
BIT
21
FUNCTION
66MHz Capable
TYPE
RO
DESCRIPTION
66MHz Capable Status
1:
Capable of 66MHz operation
Returns 1 when read.
Reserved.
Returns 00000 when read.
20:16
Reserved
RO
8.1.21
MEMORY BASE REGISTER – OFFSET 20h
BIT
FUNCTION
15:4
Memory Base
TYPE
RW
DESCRIPTION
Specifies the base of the memory mapped I/O address range
bit[31:20] and is used with the Memory Limit register to specify a
range of 32-bit addresses supported for memory mapped I/O
transactions.
Reset to 800h
Reserved. Returns 0 when read
3:0
Reserved
RO
8.1.22
MEMORY LIMIT REGISTER – OFFSET 20h
BIT
FUNCTION
31:20
Memory Limit
TYPE
RW
DESCRIPTION
Specifies address bits[31:20] of the limit address for the address
range of memory mapped I/O operations.
Reset to 000h
Reserved. Returns 0 when read
19:16
Reserved
RO
8.1.23
PREFETCHABLE MEMORY BASE REGISTER – OFFSET 24h
BIT
FUNCTION
TYPE
DESCRIPTION
15:4
Prefetchable Memory
Base
range of prefetchable memory operations.
Reset to 800h
3:0
64-bit Addressing
RO
Designates 64-bit addressing support. Returns 1h when read.
RW
Specifies address bits[31:20] of the base address for the address
8.1.24
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h
BIT
FUNCTION
TYPE
DESCRIPTION
31:20
Prefetchable Memory
Limit
range of prefetchable memory operations.
Reset to 800h
19:16
64-bit Addressing
RO
Designates 64-bit addressing support. Returns 1h when read.
RW
Specifies address bits[31:20] of the limit address for the address
8.1.25
PREFETCHABLE BASE UPPER 32-BIT REGISTER – OFFSET 28h
BIT
FUNCTION
TYPE
DESCRIPTION
31:0
Prefetchable Base
Upper 32-bit
range of prefetchable memory operations.
Reset to 0000 0000h
RW
Specifies address bits[63:32] of the base address for the address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100NHE | 功能描述:外圍驅(qū)動器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C4025TRF4 | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C7100 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7100BNA | 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI |
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復。