- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C21P100NH (Pericom Semiconductor Corp.) 2-PORT PCI-X BRIDGE PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C21P100NH |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | 2-PORT PCI-X BRIDGE |
| 中文描述： | 2端口PCI - X橋接 |
| 文件頁(yè)數(shù)： | 45/77頁(yè) |
| 文件大?。?/td> | 603K |
| 代理商： | PI7C21P100NH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
PI7C21P100
2-PORT PCI-X BRIDGE
ADVANCE INFORMATION
Page 45 of 77
June 10, 2005 Revision 1.06
8.1.12
LOWER MEMORY BASE ADDRESS REGISTER – OFFSET 10h
BIT
FUNCTION
TYPE
DESCRIPTION
31:20
Memory Base Address
RW
Address bits[31:20] of the memory base address if BAR_EN is 1. If
BAR_EN is 0, then this register is reserved and returns zeros when
read.
19:4
Reserved
RO
Reserved. Returns 00h when read
3
Prefetchable Indicator
RO
Identifies the address range defined by this register is prefetchable.
Returns 1 when read
2:1
Decoder Width
RO
Indicates that this is the lower portion of a 64-bit register. Returns
10b when read.
0
Decoder Type
RO
Indicates that this register is a memory decoder. Returns 0 when
read.
8.1.13
UPPER MEMORY BASE ADDRESS REGISTER – OFFSET 14h
BIT
FUNCTION
TYPE
DESCRIPTION
31:0
Upper Memory Base
Address
BAR_EN is 0, this register is reserved and returns zeros when read.
RW
Address bits[63:32] of the memory base address if BAR_EN is 1. If
8.1.14
PRIMARY BUS NUMBER REGISTER – OFFSET 18h
BIT
FUNCTION
TYPE
7:0
Primary Bus Number
RW
DESCRIPTION
Records the bus number of the PCI segment that PI7C21P100 is
connected to on the primary side.
Reset to 00h
8.1.15
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
BIT
FUNCTION
TYPE
15:8
Secondary Bus Number
RW
DESCRIPTION
Records the bus number of the PCI segment that PI7C21P100 is
connected to on the secondary side.
Reset to 00h
8.1.16
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
BIT
FUNCTION
TYPE
23:16
Subordinate Bus
Number
DESCRIPTION
Records the highest bus number of the PCI segment that resides
behind PI7C21P100.
Reset to 00h
RW
8.1.17
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
BIT
FUNCTION
TYPE
31:24
Secondary Latency
Timer
DESCRIPTION
Specifies the value of the secondary latency timer in PCI bus clock
units.
Reset to 00h in conventional PCI mode
Reset to 40h in PCI-X mode
RW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100BNA | PCI Bus Interface/Controller |
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C21P100NHE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3 Port PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C4025TRF4 | 制造商:Pericom Semiconductor Corporation 功能描述: |
| PI7C7100 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7100BNA | 制造商:Pericom Semiconductor Corporation 功能描述:3 PORT PCI TO PCI |
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。