參數(shù)資料
型號: PC8240VTPU200ETC
廠商: Atmel Corp.
英文描述: Integrated Processor Family
中文描述: 綜合處理器系列
文件頁數(shù): 26/42頁
文件大小: 421K
代理商: PC8240VTPU200ETC
26
PC8240
2149A–HIREL–05/02
Notes:
1. Values are in kHz unless otherwise specified.
2. FDR Hex and Divider (Dec) values are listed in corresponding order.
3. Multiple Divider (Dec) values will generate the same input frequency but each Divider (Dec) value will generate a unique
output frequency as shown in Table 15 on page 26.
Table 15 provides the two-wire interface output AC timing specifications for the PC8240.
At recommended operating conditions (see Table 3 on page 8) with GVdd = 3.3V ± 5%
and LVdd = 3.3V ± 5%
Notes:
1. Units for these specifications are in SDRAM_CLK units.
2. The actual values depend on the setting of the Digital Filter Frequency Sampling Rate (DFFSR) bits in the Frequency
Divider Register I2CFDR. Therefore, the noted timings in the above table are all relative to qualified signals. The qualified
SCL and SDA are delayed signals from what is seen in real time on the
two-wire interface
bus. The qualified SCL, SDA
signals are delayed by the SDRAM_CLK clock times DFFSR times 2 plus 1 SDRAM_CLK clock. The resulting delay value is
added to the value in the table (where this note is referenced). See Figure 16 on page 27.
3. Since SCL and SDA are open-drain type outputs, which the PC8240 can only drive low, the time required for SCL or SDA to
reach a high level depends on external signal capacitance and pull-up resistor values.
14, 15
9216, 10240
16
21
32
64
16, 17, 3A, 3B, 3C, 3D
12288, 14336, 15360,
16384, 20480, 24576
12
16
24
48
18, 19
18432, 20480
8
10
16
32
1A, 1B, 3E, 3F
24576, 28672, 30720,
32768
6
8
12
24
1C, 1D
36864, 40960
4
5
8
16
1E, 1F
49152, 61440
3
4
6
12
Table 14.
PC8240 Maximum Two-wire Interface Input Frequency (Continued)
FDR Hex
(2)
Divider (Dec)
(2)
Max Two-wire Interface Input Frequency
(1)
SDRAM_CLK
at 25 MHz
SDRAM_CLK
at 33 MHz
SDRAM_CLK
at 50 MHz
SDRAM_CLK
at 100 MHz
Table 15.
Two-wire Interface Output AC Timing Specifications
Num
Characteristics
Min
Max
Unit
Notes
1
Start condition hold time
(FDR[5] == 0) x (D
FDR
/16)/2N +
(FDR[5] == 1) x (D
FDR
/16)/2M
CLKs
(1)(2)(5)
2
Clock low period
D
FDR
/2
CLKs
(1)(2)(5)
3
SCL/SDA rise time (from 0.5V to 2.4V)
mS
(3)
4
Data hold time
8.0 + (16 x 2
FDR[4:2]
) x (5 -
4({FDR[5],FDR[1]} == b’10) -
3({FDR[5],FDR[1]} == b’11) -
2({FDR[5],FDR[1]} == b’00) -
1({FDR[5],FDR[1]} == b’01))
CLKs
(1)(2)(5)
5
SCL/SDA fall time (from 2.4V to 0.5V)
< 5
ns
(4)
6
Clock high time
D
FDR
/2
CLKs
(1)(2)(5)
7
Data setup time (PC8240 as a master only)
(D
FDR
/2) - (Output data hold time)
CLKs
(1)(5)
8
Start condition setup time (for repeated start
condition only)
D
FDR
+ (Output start condition hold
time)
CLKs
(1)(2)(5)
9
Stop condition setup time
4.0
CLKs
(1)(2)
相關(guān)PDF資料
PDF描述
PC8245 Integrated Processor Family
PC8245MTPU300D Integrated Processor Family
PC8245MTPU333D Integrated Processor Family
PC824A NPN-OUTPUT DC-INPUT OPTOCOUPLER
PC844A NPN-OUTPUT AC-INPUT OPTOCOUPLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC8245 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Processor Family
PC8245MTPU300D 制造商:e2v Aerospace & Defense 功能描述:MPU MPC82xx RISC 32-Bit 0.25um 300MHz 3.3V 352-Pin TBGA 制造商:e2v technologies 功能描述:MPU MPC82XX RISC 32BIT 0.25UM 300MHZ 3.3V 352TBGA - Trays
PC8245MTPU333D 制造商:e2v Aerospace & Defense 功能描述:MPU MPC82xx RISC 32-Bit 0.25um 333MHz 3.3V 352-Pin TBGA 制造商:e2v technologies 功能描述:MPU MPC82XX RISC 32BIT 0.25UM 333MHZ 3.3V 352TBGA - Trays
PC8245MTPU350D 制造商:e2v technologies 功能描述:PC8245MTPU350D - Trays
PC824A 功能描述:PHOTOCOUPLER 2CH AC INPUT 8-DIP RoHS:否 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):7% @ 16mA 電流傳輸比(最大):50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:通孔 封裝/外殼:8-DIP(0.400",10.16mm) 包裝:管件 其它名稱:HCPL-2530W