參數(shù)資料
型號： OX16PCI954
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated Quad UART and PCI interface
中文描述： 綜合四UART和PCI接口
文件頁數(shù)： 36/72頁
文件大?。?/td> 656K
代理商： OX16PCI954
950 mode:
Setting ACR[5]=1 enables 950-mode trigger levels set
using the TTL register (see section 7.11.4), FCR[5:4] are
ignored.
RHR trigger levels
FCR[7:6]: Compatible Trigger levels
450, 550, extended 550, 650 and 750 modes:
The receiver FIFO trigger levels are defined using
FCR[7:6]. The interrupt trigger level and upper flow control
trigger level where appropriate are defined by L1 in the
table below. L2 defines the lower flow control trigger level.
Separate upper and lower flow control trigger levels
introduce a hysteresis element in in-band and out-of-band
flow control (see section 7.9). In Byte mode (450 mode) the
trigger levels are all set to 1.
7.5
Line Control & Status
Data Sheet Revision 1.3
Page 36
OX16PCI954
OXFORD SEMICONDUCTOR LTD.
950 mode:
In simlar fashion to for transmtter trigger levels, setting
ACR[5]=1 enables 950-mode receiver trigger levels.
FCR[7:6] are ignored.
FCR
[7:6]
Mode
550
FIFO Size 16
L1
1
4
8
14
Ext. 550 / 750
FIFO Size 128
L1
1
32
64
112
650
FIFO Size 128
L1
16
32
112
120
L2
n/a
n/a
n/a
n/a
L2
1
1
1
1
L2
1
16
32
112
00
01
10
11
Table 20: Compatible Receiver Trigger Levels
A receiver data interrupt will be generated (if enabled) if the
Receiver FIFO Level (‘RFL’) reaches the upper trigger
level.
7.5.1
On the falling edge of a start bit, the receiver will wait for
1/2 bit and re-synchronise the receivers sampling clock
onto the centre of the start bit. The start bit is valid if the
SIN line is still low at this md-bit sample and the receiver
will proceed to read in a data character. Verifying the start
bit prevents noise generating spurious character
generation. Once the first stop bit has been sampled, the
received data is transferred to the RHR and the receiver
will then wait for a low transition on SIN (signifying the next
start bit).
The receiver will continue receiving data even if the RHR is
full or the receiver has been disabled (see section 7.11.3)
in order to maintain framng synchronisation. The only
difference is that the received data does not get transferred
to the RHR.
False Start Bit Detection
7.5.2
The LCR specifies the data format that is common to both
transmtter and receiver. Writing 0xBF to LCR enables
access to the EFR, XON1, XOFF1, XON2 and XOFF2,
DLL and DLMregisters. This value (0xBF) corresponds to
an unused data format. Writing the value 0xBF to LCR will
set LCR[7] but leaves LCR[6:0] unchanged. Therefore, the
data format of the transmtter and receiver data is not
Line Control Register ‘LCR’
affected. Write the desired LCR value to exit fromthis
selection.
LCR[1:0]: Data length
LCR[1:0] Determnes the data length of serial characters.
Note however, that these values are ignored in 9-bit data
framng mode, i.e. when NMR[0] is set.
LCR[1:0]
00
01
10
11
Data length
5 bits
6 bits
7 bits
8 bits
Table 21: LCR Data Length Configuration
LCR[2]: Number of stop bits
LCR[2] defines the number of stop bits per serial character.
LCR[2]
Data length
No. stop
bits
1
1.5
2
0
1
1
5,6,7,8
5
6,7,8
Table 22: LCR Stop Bit Number Configuration
相關(guān)PDF資料
PDF描述
OX16PCI954-TQC60-A Integrated Quad UART and PCI interface
OX4240 OCXO
OX1040 OCXO
OX1041 OCXO
OX1042 OCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OX16PCI954_05 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface
OX16PCI954-TQA1G 功能描述:外圍驅(qū)動器與原件 - PCI PCI bridge to quad serial & para. port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
OX16PCI954-TQC60-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated Quad UART and PCI interface
OX16PCI954-TQC60-A1 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface
OX16PCI958 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Octal UART with PCI Interface
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*