- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189259 > NT56V6620C0T-75 (NANYA TECHNOLOGY CORP) SYNCHRONOUS DRAM, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | NT56V6620C0T-75 |
| 廠商： | NANYA TECHNOLOGY CORP |
| 元件分類： | DRAM |
| 英文描述： | SYNCHRONOUS DRAM, PDSO54 |
| 封裝： | 0.400 INCH, SSOP2-54 |
| 文件頁數(shù)： | 26/66頁 |
| 文件大?。?/td> | 1701K |
| 代理商： | NT56V6620C0T-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
NT56V6610C0T NT56V6620C0T
64Mb : x8 x16
PC133 / PC100 Synchronous DRAM
REV 1.1 June, 2000
32
NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Burst Stop Command
Once a burst read or write operation has been initiated, there exist several methods in which to terminate the burst operation prematurely.
These methods include using another Read or Write Command to interrupt an existing burst operation or using a Precharge Command to
interrupt a burst cycle and close the active bank. When interrupting a burst with another Read or Write Command care must be taken to
avoid DQ contention.
If the burst length is full page, the Burst Stop Command may also be used to terminate the existing burst operation but leave the bank open
for future Read or Write Commands to the same page of the active bank. Use of the Burst Stop Command during other burst length
operations is illegal. The Burst Stop Command is defined by having /RAS and /CAS high with /CS and /WE low at the rising edge of the
clock.
When using the Burst Stop Command during a burst read cycle, the data DQs go to a high impedance state after a delay which is equal to
the /CAS Latency set in the Mode Register.
Termination of a Burst Read Operation
CLK
COMMAND
T0
T1
T2
T3
T4
T5
T6
T7
READ A
NOP
Burst Length = Full Page, CAS Latency = 2, 3
T8
Burst
Stop
CAS latency = 2
tCK2, DQs
CAS latency = 3
tCK3, DQs
DOUT A0
DOUT A1
DOUT A2
DOUT A0
DOUT A1
DOUT A2
DOUT A3
The burst ends after a delay equal to the
CAS latency.
If a Burst Stop Command is issued during a full page burst write operation, then any residual data from the burst write cycle will be ignored.
Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.
Termination of a Burst Write Operation
CLK
COMMAND
T0
T1
T2
T3
T4
T5
T6
T7
NOP
WRITE A
NOP
Burst Length = Full Page, CAS Latency = 2, 3
T8
Burst
Stop
CAS latency=2,3
DQs
DIN A0
DIN A1
DIN A2
don't care
Input data for the Write is masked
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NT5CB256M4AN-BF | DDR DRAM, PBGA78 |
| NT5DS64M8BF-6KI | DDR DRAM, PBGA60 |
| NT5SE8M16DS-6K | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| NT5SV8M8DT-7 | 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| NTC1111-20MHZ | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NT5CB128M16FP-DI | 制造商:Nanya Technology Corporation 功能描述: 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DIA | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16FP-DII | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
| NT5CB128M16HP-CG | 制造商:Nanya Technology Corporation 功能描述:DRAM |
| NT5CB128M8FN-DH | 制造商:Nanya Technology Corporation 功能描述:MEMORY IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。