參數(shù)資料
型號(hào): NT56V6620C0T-75
廠商: NANYA TECHNOLOGY CORP
元件分類: DRAM
英文描述: SYNCHRONOUS DRAM, PDSO54
封裝: 0.400 INCH, SSOP2-54
文件頁數(shù): 14/66頁
文件大?。?/td> 1701K
代理商: NT56V6620C0T-75
NT56V6610C0T NT56V6620C0T
64Mb : x8 x16
PC133 / PC100 Synchronous DRAM
REV 1.1 June, 2000
21
NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Current State Truth Table (Part 2 of 3)(See note 1)
Command
Current
State
/CS
/RAS
/CAS
/WE
A12,
A13
A11-A0
Description
Action
Notes
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
4
L
H
BS
Row
Address
Bank Active
ILLEGAL
4
L
H
L
BS
Column
Write
ILLEGAL
4
L
H
L
H
BS
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
ILLEGAL
L
H
X
No Operation
Continue the Burst
Read with
Auto
Precharge
H
X
Device Deselect
Continue the Burst
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
4
L
H
BS
Row
Address
Bank Active
ILLEGAL
4
L
H
L
BS
Column
Write
ILLEGAL
4
L
H
L
H
BS
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
ILLEGAL
L
H
X
No Operation
Continue the Burst
Write with
Auto
Precharge
H
X
Device Deselect
Continue the Burst
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
BS
X
Precharge
No Operation;
Bank(s) idle after tRP
L
H
BS
Row
Address
Bank Active
ILLEGAL
4
L
H
L
BS
Column
Write
ILLEGAL
4
L
H
L
H
BS
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
No Operation;
Bank(s) idle after tRP
L
H
X
No Operation
No Operation;
Bank(s) idle after tRP
Precharging
H
X
Device Deselect
No Operation;
Bank(s) idle after tRP
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto or Self Refresh
ILLEGAL
L
H
L
BS
X
Precharge
ILLEGAL
4
L
H
BS
Row
Address
Bank Active
ILLEGAL
4,10
L
H
L
BS
Column
Write
ILLEGAL
4
L
H
L
H
BS
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
No Operation;
Row Active after tRCD
L
H
X
No Operation
No Operation;
Row Active after tRCD
Row
Activating
H
X
Device Deselect
No Operation;
Row Active after tRCD
1.
CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the
Command is being applied to.
2.
All Banks must be idle; otherwise, it is an illegal action.
3.
If CKE is active (high) the SDRAM will start the Auto(CBR) Refresh operation, if CKE is inactive(low) than the Self Refresh mode is
entered.
4.
The Current State refers to only one of the banks. If BS selects this bank then the action is illegal. If BS selects the bank not being
referenced by the Current State then the action may be legal depending on the state of that bank.
5.
If CKE is inactive (low) then the Power Down mode is entered; otherwise there is a No Operation.
6.
The minimum and maximum Active time (tRAS) must be satisfied.
7.
The RAS to CAS Delay (tRCD) must occur before the command is given.
8.
Column address A10 is used to determine if the Auto Precharge function is activated.
9.
The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
10. The command is illegal if the minimum bank to bank delay time (tRRD) is not satisfied.
相關(guān)PDF資料
PDF描述
NT5CB256M4AN-BF DDR DRAM, PBGA78
NT5DS64M8BF-6KI DDR DRAM, PBGA60
NT5SE8M16DS-6K 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54
NT5SV8M8DT-7 8M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
NTC1111-20MHZ Analog IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NT5CB128M16FP-DI 制造商:Nanya Technology Corporation 功能描述: 制造商:Nanya Technology Corporation 功能描述:MEMORY IC
NT5CB128M16FP-DIA 制造商:Nanya Technology Corporation 功能描述:MEMORY IC
NT5CB128M16FP-DII 制造商:Nanya Technology Corporation 功能描述:MEMORY IC
NT5CB128M16HP-CG 制造商:Nanya Technology Corporation 功能描述:DRAM
NT5CB128M8FN-DH 制造商:Nanya Technology Corporation 功能描述:MEMORY IC