- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371151 > MTD8N06E (MOTOROLA INC) TMOS POWER FET 8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM PDF資料下載
參數(shù)資料
| 型號： | MTD8N06E |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | TMOS POWER FET 8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM |
| 中文描述： | 8 A, 60 V, 0.12 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | CASE 369A-13, DPAK-3 |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 185K |
| 代理商： | MTD8N06E |
7
Motorola TMOS Power MOSFET Transistor Device Data
INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE
RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS
Surface mount board layout is a critical portion of the total
design. The footprint for the semiconductor packages must be
the correct size to ensure proper solder connection interface
0.165
4.191
between the board and the package. With the correct pad
geometry, the packages will self align when subjected to a
solder reflow process.
0.118
3.0
0.190
4.826
mm
inches
0.100
2.54
0.063
1.6
0.243
6.172
POWER DISSIPATION FOR A SURFACE MOUNT DEVICE
The power dissipation for a surface mount device is a
function of the drain pad size. These can vary from the
minimum pad size for soldering to a pad size given for
maximum power dissipation. Power dissipation for a surface
mount device is determined by TJ(max), the maximum rated
junction temperature of the die, R
θ
JA, the thermal resistance
from the device junction to ambient, and the operating
temperature, TA. Using the values provided on the data sheet,
PD can be calculated as follows:
PD =
TJ(max) – TA
R
θ
JA
The values for the equation are found in the maximum
ratings table on the data sheet. Substituting these values into
the equation for an ambient temperature TA of 25
°
C, one can
calculate the power dissipation of the device. For a DPAK
device, PD is calculated as follows.
PD =
150
°
C – 25
°
C
71.4
°
C/W
= 1.75 Watts
The 71.4
°
C/W for the DPAK package assumes the use of
the recommended footprint on a glass epoxy printed circuit
board to achieve a power dissipation of 1.75 Watts. There are
other alternatives to achieving higher power dissipation from
the surface mount packages. One is to increase the area of the
drain pad. By increasing the area of the drain pad, the power
dissipation can be increased. Although one can almost double
the power dissipation with this method, one will be giving up
area on the printed circuit board which can defeat the purpose
of using surface mount technology. For example, a graph of
R
θ
JA versus drain pad area is shown in Figure 15.
100
R
θ
Figure 15. Thermal Resistance versus Drain Pad
Area for the DPAK Package (Typical)
1.75 Watts
Board Material = 0.0625
″
G–10/FR–4, 2 oz Copper
80
60
40
20
10
8
6
4
2
0
3.0 Watts
5.0 Watts
TA = 25
°
C
A, AREA (SQUARE INCHES)
T
°
Another alternative would be to use a ceramic substrate or
an aluminum core board such as Thermal Clad
. Using a
board material such as Thermal Clad, an aluminum core
board, the power dissipation can be doubled using the same
footprint.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTD9N10E | TMOS POWER FET 9.0 AMPERES 100 VOLTS RDS(on) = 0.25 OHM |
| MTDF1N02HD | DUAL TMOS POWER MOSFET 1.7 AMPERES 20 VOLTS RDS(on) = 0.120 OHM |
| MTDF1N03HD | DUAL TMOS POWER MOSFET 2.0 AMPERES 30 VOLTS RDS(on) = 0.120 OHM |
| MTDF1P02HD | DUAL TMOS POWER MOSFET 1.6 AMPERES 20 VOLTS RDS(on) = 175 mOHM |
| MTE50N45 | POWER FIELD EFFECT TRANSISTOR N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTD907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ethernet Encoder/decoder and 10BaseT Transceiver with Built-in Waveform Shaper |
| MTD9N10D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:POWER MOSFET 9 AMPS, 100 VOLTS |
| MTD9N10E | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 100V 9A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK |
| MTD9N10E1 | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 100V 9A Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MTD9N10ET4 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Motorola Inc 功能描述: 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。