- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371151 > MTD8N06E (MOTOROLA INC) TMOS POWER FET 8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM PDF資料下載
參數(shù)資料
| 型號(hào)： | MTD8N06E |
| 廠商： | MOTOROLA INC |
| 元件分類： | JFETs |
| 英文描述： | TMOS POWER FET 8.0 AMPERES 60 VOLTS RDS(on) = 0.12 OHM |
| 中文描述： | 8 A, 60 V, 0.12 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | CASE 369A-13, DPAK-3 |
| 文件頁(yè)數(shù)： | 4/10頁(yè) |
| 文件大?。?/td> | 185K |
| 代理商： | MTD8N06E |
4
Motorola TMOS Power MOSFET Transistor Device Data
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge controlled.
The lengths of various switching intervals (
t) are deter-
mined by how fast the FET input capacitance can be charged
by current from the generator.
The published capacitance data is difficult to use for calculat-
ing rise and fall because drain–gate capacitance varies great-
ly with applied voltage. Accordingly, gate charge data is used.
In most cases, a satisfactory estimate of average input current
(IG(AV)) can be made from a rudimentary analysis of the drive
circuit so that
t = Q/IG(AV)
During the rise and fall time interval when switching a resistive
load, VGS remains virtually constant at a level known as the
plateau voltage, VSGP. Therefore, rise and fall times may be
approximated by the following:
tr = Q2 x RG/(VGG – VGSP)
tf = Q2 x RG/VGSP
where
VGG = the gate drive voltage, which varies from zero to VGG
RG = the gate drive resistance
and Q2 and VGSP are read from the gate charge curve.
During the turn–on and turn–off delay times, gate current is not
constant. The simplest calculation uses appropriate values
from the capacitance curves in a standard equation for voltage
change in an RC network. The equations are:
td(on) = RG Ciss In [VGG/(VGG – VGSP)]
td(off) = RG Ciss In (VGG/VGSP)
The capacitance (Ciss) is read from the capacitance curve at a
voltage corresponding to the off–state condition when calcu-
lating td(on) and is read at a voltage corresponding to the on–
state when calculating td(off).
At high switching speeds, parasitic circuit elements com-
plicate the analysis. The inductance of the MOSFET source
lead, inside the package and in the circuit wiring which is
common to both the drain and gate current paths, produces a
voltage at the source which reduces the gate drive current.
The voltage is determined by Ldi/dt, but since di/dt is a func-
tion of drain current, the mathematical solution is complex.
The MOSFET output capacitance also complicates the
mathematics. And finally, MOSFETs have finite internal gate
resistance which effectively adds to the resistance of the
driving source, but the internal resistance is difficult to mea-
sure and, consequently, is not specified.
The resistive switching time variation versus gate resis-
tance (Figure 9) shows how typical switching performance is
affected by the parasitic circuit elements. If the parasitics
were not present, the slope of the curves would maintain a
value of unity regardless of the switching speed. The circuit
used to obtain the data is constructed to minimize common
inductance in the drain and gate circuit loops and is believed
readily achievable with board mounted components. Most
power electronic loads are inductive; the data in the figure is
taken with a resistive load, which approximates an optimally
snubbed inductive load. Power MOSFETs may be safely op-
erated into an inductive load; however, snubbing reduces
switching losses.
GATE–TO–SOURCE OR DRAIN–TO–SOURCE VOLTAGE (VOLTS)
C
Figure 7. Capacitance Variation
1200
1000
800
600
400
200
0
VGS
VDS
TJ = 25
°
C
VDS = 0 V
Ciss
VGS = 0 V
5
10
0
5
10
15
20
25
Ciss
Coss
Crss
Crss
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MTD9N10E | TMOS POWER FET 9.0 AMPERES 100 VOLTS RDS(on) = 0.25 OHM |
| MTDF1N02HD | DUAL TMOS POWER MOSFET 1.7 AMPERES 20 VOLTS RDS(on) = 0.120 OHM |
| MTDF1N03HD | DUAL TMOS POWER MOSFET 2.0 AMPERES 30 VOLTS RDS(on) = 0.120 OHM |
| MTDF1P02HD | DUAL TMOS POWER MOSFET 1.6 AMPERES 20 VOLTS RDS(on) = 175 mOHM |
| MTE50N45 | POWER FIELD EFFECT TRANSISTOR N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MTD907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ethernet Encoder/decoder and 10BaseT Transceiver with Built-in Waveform Shaper |
| MTD9N10D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:POWER MOSFET 9 AMPS, 100 VOLTS |
| MTD9N10E | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 100V 9A 3-Pin(2+Tab) DPAK Rail 制造商:ON Semiconductor 功能描述:MOSFET N D-PAK |
| MTD9N10E1 | 制造商:ON Semiconductor 功能描述:Trans MOSFET N-CH 100V 9A Rail 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MTD9N10ET4 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Motorola Inc 功能描述: 制造商:ON Semiconductor 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。