- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器（T1/E1/J1收發(fā)3.3單片收發(fā)器） |
| 文件頁(yè)數(shù)： | 53/162頁(yè) |
| 文件大小： | 427K |
| 代理商： | MT9076 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)當(dāng)前第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)
Preliminary Information
MT9076
49
13.0 Performance Monitoring
13.1
Error Counters
In T1 mode, MT9076 has eight error counters, which can be used for maintenance testing and ongoing
measurement of the quality of a DS1 link and to assist the designer in meeting specifications such as TR62411
and T1.403. All counters can be preset or cleared by writing to the appropriate locations.
Associated with each counter is a maskable event occurance interrupt and a maskable counter overflow
interrupt. Overflow interrupts are useful when cumulative error counts are being recorded. For example, every
time the framing bit error counter overflow interrupt (FERO) occurs, 256 frame errors have been received since
the last FERO (page 04H, address 1DH)interrupt. All counters are cleared and held low by programming the
counter clear bit -CNTCLR - high (bit 4 of the Reset Control Word, page 1H, address 1AH). An alternative
approach to event reporting is to mask error events and to enable the 1 second sample bit (SAMPLE - bit 3 of
the Reset Control Word). When this bit is set the counters for change of frame alignment, loss of frame
alignment, line code violation errors, crc errors, errored framing bits, and multiframes out of sync are updated
on one second intervals coincident with the maskable one second interrupt timer.
In E1 mode, MT9076 has six error counters, which can be used for maintenance testing, and ongoing
measurement of the quality of a PCM 30 link and to assist the designer in meeting specifications such as ITU-
T I.431 and G.821. All counters can be preset or cleared by writing to the appropriate locations.
Associated with each counter is a maskable event occurance interrupt and a maskable counter overflow
interrupt. Overflow interrupts are useful when cumulative error counts are being recorded. For example, every
time the frame error counter overflow (FERO) interrupt occurs, 256 frame errors have been received since the
last FERO interrupt. All counters are cleared and held low by programming the counter clear bit (master control
page 01H, address 1A, bit 4) high. Counter overflows set bits in the counter overflow latch (page 04H, address
1FH); this latch is cleared when read.
The overflow reporting latch (page 04H, address 1FH) contains a register whose bits are set when individual
counters overflow. These bits stay high until the register is read.
13.2
T1 Counters
13.2.1
This eight bit counter counts errors in the framing pattern. In ESF mode, any error in the 001011 framing
pattern increments the counter. In SLC-96 mode any error in the Ft bit position is counted. In D4 mode Ft errors
are always counted, Fs bits (except for the Sbit in frame 12) may optionally be counted (if control bit FSI is set
high - page 1H, address 10H, bit 2). The counter is located on page 4H, address 13H.
Framing Bit Error Counter (FC7-0)
There are two maskable interrupts associated with the Framing bit error measurement. A single error may
generate an interrupt (enable by setting FERI high - bit 7 of the Interrupt Mask Word One, page 1H, address
1CH). A counter overflow interrupt may be enabled by setting control bit FEOM high - bit 2 of Interrupt Mask
Word Two (page 1H, address 1DH).
13.2.2
This register space is shared by two nibbles. One is the count of out of frame events. The other independent
counter is incremented when, after a resynchronization, the frame alignment has moved. This count is reported
in page 4, address 13H.
Out Of Frame / Change Of Frame Alignment Counter (OOF3-0/COFA3-0)
There are two interrupts associated with the Change of Frame Alignment counter. A single error may generate
an interrupt (enable by setting COFAI high - bit 4 of the Interrupt Mask Word One, page 1H, address 1CH). A
counter overflow interrupt may be enabled by setting control bit COFAO high - bit 4 of Interrupt Mask Word Two
(page 1H, address 1DH).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開(kāi)關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
| MT90812 | Integrated Digital Switch (IDX)(集成數(shù)字開(kāi)關(guān)) |
| MT90840AK | Distributed Hyperchannel Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。