參數(shù)資料
型號: MT48H16M16LFFG
廠商: Micron Technology, Inc.
英文描述: MOBILE SDRAM
中文描述: 移動SDRAM
文件頁數(shù): 28/58頁
文件大?。?/td> 1451K
代理商: MT48H16M16LFFG
28
256Mb: x16 Mobile SDRAM
MobileRamY26L_A.p65 – Pub. 5/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
256Mb: x16
MOBILE SDRAM
ADVANCE
TRUTH TABLE 2 – CKE
(Notes: 1-4)
CKE
n-1
CKE
n
L
CURRENT STATE
Power-Down
Self Refresh
Clock Suspend
Power-Down
Deep Power-Down
Self Refresh
Clock Suspend
All Banks Idle
All Banks Idle
All Banks Idle
Reading or Writing
COMMAND
n
X
X
X
ACTION
n
Maintain Power-Down
Maintain Self Refresh
Maintain Clock Suspend
Exit Power-Down
Exit Deep Power-Down
Exit Self Refresh
Exit Clock Suspend
Power-Down Entry
Deep Power-Down Entry
Self Refresh Entry
Clock Suspend Entry
NOTES
L
L
H
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
DEEP POWER DOWN
AUTO REFRESH
VALID
See Truth Table 3
5
8
6
7
H
L
8
H
H
NOTE:
1. CKE
is the logic state of CKE at clock edge
n
; CKE
was the state of CKE at the previous clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge
n
.
3. COMMAND
is the command registered at clock edge
n
, and ACTION
n
is a result of COMMAND
n
.
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge
n
will put the device in the all banks idle state in time for clock edge
n + 1
(provided
that
t
CKS is met).
6. Exiting self refresh at clock edge
n
will put the device in the all banks idle state once
t
XSR is met. COMMAND INHIBIT
or NOP commands should be issued on any clock edges occurring during the
t
XSR period. A minimum of two NOP
commands must be provided during
t
XSR period.
7. After exiting clock suspend at clock edge
n
, the device will resume operation and recognize the next command at clock
edge
n + 1
.
8. Deep Power-Down is a power savings feature of this Mobile SDRAM device. This command is Burst Terminate on
traditional SDRAM components. For Bat Ram devices, this command sequence is assigned to Deep Power Down.
相關PDF資料
PDF描述
MT49H16M18C 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H16M18CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9C 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
相關代理商/技術參數(shù)
參數(shù)描述
MT48H16M16LFP-8 LXT 制造商:Micron Technology Inc 功能描述:16MX16 SSDRAM PLASTIC EXT TEMP PBF TSOP 1.8V - Trays
MT48H16M16LFTG-10 IT 制造商:Micron Technology Inc 功能描述:DRAM Chip Mobile SDRAM 256M-Bit 16Mx16 1.8V 54-Pin TSOP Tray
MT48H16M32L2B5-10 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:托盤 其它名稱:Q2841869
MT48H16M32L2B5-10 IT 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M(8Mx32) 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:托盤 其它名稱:Q2841869
MT48H16M32L2B5-10 IT TR 功能描述:IC SDRAM 512MBIT 100MHZ 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:378 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:8M(1M x 8,512K x 16) 速度:110ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-CBGA 供應商設備封裝:48-CBGA(7x7) 包裝:托盤