- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1956 > MSC8256TVT1000B (Freescale Semiconductor)IC DSP 6 CORE 1GHZ 783FCPBGA PDF資料下載
參數(shù)資料
| 型號： | MSC8256TVT1000B |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 53/70頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 6 CORE 1GHZ 783FCPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | StarCore |
| 類型： | SC3850 內(nèi)核 |
| 接口： | 以太網(wǎng)，I²C，PCI，RGMII，串行 RapidIO，SGMII，SPI，UART/USART |
| 時鐘速率： | 1.0GHz |
| 非易失內(nèi)存： | ROM（96 kB） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 2.50V |
| 電壓 - 核心： | 1.00V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 783-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
Hardware Design Considerations
MSC8256 Six-Core Digital Signal Processor Data Sheet, Rev. 6
Freescale Semiconductor
57
3.1.2
Power-On Ramp Time
This section describes the AC electrical specification for the power-on ramp rate requirements for all voltage supplies (including
GVDD/SXPVDD/SXCVDD/QVDD/GVDD/NVDD, all VDD supplies, MVREF, and all AVDD supplies). Controlling the
power-on ramp time is required to avoid falsely triggering the ESD circuitry. Table 39 defines the power supply ramp time
specification.
3.1.3
Power Supply Guidelines
Use the following guidelines for power-up sequencing:
Couple M3VDD with the VDD power rail using an extremely low impedance path.
Couple inputs PLL1_AVDD, PLL2_AVDD and PLL3_AVDD with the VDD power rail using an RC filter (see Figure
There is no dependency in power-on/power-off sequence between the GVDD1, GVDD2, NVDD, and QVDD power
rails.
Couple inputs M1VREF and M2VREF with the GVDD1 and GVDD2 power rails, respectively. They should rise at
the same time as or after their respective power rail.
There is no dependency between RapidIO supplies: SXCVDD1, SXCVDD2, SXPVDD1 and SXPVDD2 and other
MSC8256 supplies in the power-on/power-off sequence
Couple inputs SR1_PLL_AVDD and SR2_PLL_AVDD with SXCVDD1 and SXCVDD2 power rails, respectively,
using an RC filter (see Figure 38).
External voltage applied to any input line must not exceed the I/O supply voltage related to this line by more than 0.6 V at any
time, including during power-up. Some designs require pull-up voltages applied to selected input lines during power-up for
configuration purposes. This is an acceptable exception to the rule during start-up. However, each such input can draw up to
80 mA per input pin per MSC8256 device in the system during power-up. An assertion of the inputs to the high voltage level
before power-up should be with slew rate less than 4 V/ns.
The device power rails should rise in the following sequence:
1.
VDD (and all coupled supplies)
Table 39. Power Supply Ramp Rate
Parameter
Min
Max
Unit
Required ramp rate.
—
36000
V/s
Notes:
1.
Ramp time is specified as a linear ramp from 10% to 90% of nominal voltage of the specific voltage supply. If the ramp is
non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical because this range
might falsely trigger the ESD circuitry.
2.
Required over the full recommended operating temperature range (see Table 3).
3.
All supplies must be at their stable values within 50 ms.
4.
The GVDD pins can be held low on the application board at powerup. If GVDD is not held low, then GVDD will rise to a
voltage level that depends on the board-level impedance-to-ground. If the impedance is high (that is, infinite), then
theoretically, GVDD can rise up close to the VDD levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSP430F2370IYFFR | IC MCU 16BIT 32K FLASH 49-DSBGA |
| MSP430F4784IPZ | IC MCU 16BIT 48KB FLASH 100LQFP |
| MUX08EQ | IC MULTIPLEXER 8X1 16CDIP |
| MXB7846EUE+T | IC CNTRLR TOUCH RES 16TSSOP |
| MXD1210CSA-T | IC CTRLR NV RAM CMOS LOPWR 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC8256TVT800B | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| MSC83301 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC83303 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC83305 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC85623 | 制造商:ASI 制造商全稱:ASI 功能描述:NPN RF TRANSISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。