參數(shù)資料
型號： MPC8245LZU300X
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 300 MHz, RISC PROCESSOR, PBGA352
封裝： 35 X 35 MM, 1.65 MM HEIGHT, 1.27 MM PITCH, CAVITY DOWN, TBGA-352
文件頁數(shù)： 40/60頁
文件大?。?/td> 620K
代理商： MPC8245LZU300X
MPC8245 Integrated Processor Hardware Specications
45
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
System Design Information
1.7.8 MPC8245 Compatibility with MPC8240
The MPC8245 AC timing specications are backwards compatible with those of the MPC8240, except for
the requiremnts of item 11 of Table 9. Timing adjustments are needed as specied for Tos
(SDRAM_SYNC_IN to sys_logic_clk offset) time requirements.
The MPC8245 does not support the SDRAM Flow-Through memory interface.
The nominal core Vdd power supply changes from 2.5 V on the MPC8240 to 2.0 V on the MPC8245. (See
Table 2 for details)
The MPC8245 PLL_CFG[0–4] setting 0x02 (0b00010) has a different “PCI to Mem” and “Mem to CPU”
multiplier ratio than the same setting on the MPC8240 and thus is not backwards compatible. See Table 17
for details.
The MPC8245 PLL_CFG[0–4] settings 0x08 (0b01000), 0x0C (0b01100), 0x12 (0b10010), 0x18
(0b11000), 0x1C (0b11100), and 0x1D (0b11101) are capable of accepting a subset of the PCI_SYNC_IN
input frequency range of that of the MPC8240 and thus may not be fully backwards compatible. See
Table 17 for details.
There are two additional reset conguration signals on the MPC8245 which are not used as reset
conguration signals on the MPC8240: SDMA0 and SDMA1.
The SDMA0 reset conguration pin selects between the MPC8245 DUART or the MPC8240 backwards
compatible mode PCI_CLK[0–4] functionality on these multiplexed signals. The default state (logic 1) of
SDMA0 selects the MPC8240 backwards compatible mode of PCI_CLK[0–4] functionality while a logic
0 state on the SDMA0 signal selects DUART functionality. Note if using the DUART mode, four of the
ve PCI clocks, PCI_CLK[0–3], are not available.
The SDMA1 reset conguration pin selects between the MPC8245 Extended ROM functionality or
MPC8240 backwards compatible functionality on the multiplexed signals: TBEN, CHKSTOP_IN,
SRESET, TRIG_IN and TRIG_OUT. The default state (logic 1) of SDMA1 selects the MPC8240
backwards compatible mode functionality while a logic 0 state on the SDMA1 signal selects Extended
ROM functionality. Note if using the Extended ROM mode, TBEN, CHKSTOP_IN, SRESET, TRIG_IN
and TRIG_OUT functionality are not available.
The drive capability of the pins for the MPC8245 and that of the MPC8240 vary slightly for the following
driver types: DRV_PCI, DRV_MEM_ADDR, DRV_PCI_CLK, DRV_MEM_DATA. Please refer to the
Drive Capability table in the MPC8240 and the the MPC8245 hardware specications document for more
details.
The programmable PCI output valid and output hold feature controlled by bits in the Power Management
Conguration Register 2 (PMCR2) <0x72> has changed slightly in the MPC8245. For the MPC8240,
three bits, PMCR2[6–4] = PCI_HOLD_DEL, are used to select one of eight possible PCI output timing
congurations. PMCR2[6–5] are software controllable but initially are set by the reset conguration state
of the MCP and CKE signals, respectively; PMCR2[4] can be changed by software. The default
conguration for PMCR2[6–4] = 0b110 since the MCP and CKE signals have internal pull-up resistors,
but this default conguration does not select 33 MHz or 66 MHz PCI operation output timing parameters
for the MPC8240; this choice is made by software. For the MPC8245, only two bits in the Power
Management Conguration Register 2 (PMCR2), PMCR2[5–4] = PCI_HOLD_DEL, control the variable
PCI output timing. PMCR2[5–4] are software controllable but initially are set by the inverted reset
conguration state of the MCP and CKE signals, respectively. The default conguration for
PMCR2[5–4] = 0b00 since the MCP and CKE signals have internal pull-up resistors and the values from
these signals are inverted; this default conguration selects 66 MHz PCI operation output timing
parameters. There are four programmable PCI output timing congurations on the MPC8245, see Table 10
for details.
相關(guān)PDF資料
PDF描述
MPC8245LZU350X 32-BIT, 350 MHz, RISC PROCESSOR, PBGA352
MPC8270CVVQLDA 32-BIT, 333 MHz, RISC PROCESSOR, PBGA480
MPC8270CZUQLDA 32-BIT, 333 MHz, RISC PROCESSOR, PBGA480
MPC8321EVRADDC 32-BIT, 266 MHz, RISC PROCESSOR, PBGA516
MPC8349EZUAJF 32-BIT, 533 MHz, RISC PROCESSOR, PBGA672
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8245LZU333D 功能描述:微處理器 - MPU 333MHz 632.7MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8245LZU350D 功能描述:微處理器 - MPU 350MHz 665MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8245RZU400D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Part Number Specification for the MPC8245ARZUnnnX Series
MPC8245TVV266D 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8245TVV300D 功能描述:微處理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*